Skip to content

pulp-platform/cheshire

Error
Looks like something went wrong!

About

A minimal Linux-capable 64-bit RISC-V SoC built around CVA6

Topics

asic fpga simulation riscv systemverilog rtl-design

Resources

Readme

License

View license
Activity
Custom properties

Stars

268 stars

Watchers

15 watching

Forks

69 forks
Report repository

Releases 4

v0.3.1 Latest
Jun 16, 2025
+ 3 releases

Packages

No packages published

Contributors 20

+ 6 contributors

Languages