

Lab5_单周期 mips-cpu 设计

金泽文 PB15111604

实验目的：

设计单周期 mips-cpu。

实验内容：

- 设计 CPU ,完成以下程序代码的执行 ,其功能是起始数为 3 和 3 的斐波拉契数列的计算。只计算 20 个数。
- 本次实验要求设计为单周期 CPU , 基本思路是依据给定过的指令集 (6 条), 设计核心的控制信号。依据前面给定的数据通路和控制单元信号进行设计。
- 注意现在涉及到两个 ram , 一个 regfile , 现在均要求是异步读 , 同步写。

实验分析与设计：

首先要考虑的是 6 条指令的解码，通过 control 模块解码对应 opcode，由于 add 与 addi 的前 opcode 不同，所以考虑的 case 情况为 7+1 个（还有一个 default）。

根据不同的情况，我们需要设置以下变量，方便 top 模

```
3  output reg memtoreg,  
4  output reg memwrite,  
5  output reg branch,  
6  output reg [2:0] alucontrol,  
7  output reg alusrc,  
8  output reg regdst,  
9  output reg regwrite,  
10 output reg jump  
11 );
```

块使用。大多数用来作为 mux 的输入。

解码 opcode 之后在 top 模块中需要构造数据通路。


对于 ALU 模块，不同于以往，需要设置 bgtz 输出变量。

对于 regfile，沿用之前的。

除此之外，需要注意的是，由于 data_mem 一个地址对应的是 4 个字节，所以在计算对应 data_mem 地址的时候需要考虑截断后两位。

实验结果：

仿真波形：



数据对应内存：

| | 0 | 1 | 2 | 3 |
|------|------|------|-------|-------|
| 0x0 | 3 | 3 | 6 | 9 |
| 0x4 | 15 | 24 | 39 | 63 |
| 0x8 | 102 | 165 | 267 | 432 |
| 0xC | 699 | 1131 | 1830 | 2961 |
| 0x10 | 4791 | 7752 | 12543 | 20295 |
| 0x14 | 20 | 3 | 3 | 0 |
| 0x18 | 0 | 0 | 0 | 0 |
| 0x1C | 0 | 0 | 0 | 0 |
| 0x20 | 0 | 0 | 0 | 0 |

实验代码：

Top

```
1 module top(
2 input clk,
3 input rst,
4 output[31:0] dout
5 );
6
7 wire [31:0] pcjump;
8 wire [31:0] pc2;
9 wire [31:0] pc1;
10 wire [31:0] pc;
11 wire [31:0] pcplus4;
12 wire [31:0] instr;
13 wire memtoreg;
14 wire memwrite;
15 wire branch;
16 wire [2:0] alucontrol;
17 wire alusrc;
18 wire regdst;
19 wire regwrite;
20 wire jump;
21 wire pcsrc;
22 wire [4:0] writereg;
23 reg [31:0] signimm;
24 wire [31:0] signimml2;
25 wire [31:0] srca;
26 wire [31:0] srcb;
27 wire bgtz;
28 wire [31:0] aluresult;
29 wire [31:0] writedata;
30 wire [31:0] pcbranch;
31 wire [31:0] readdata;
32 wire [31:0] result;
33
34 assign pcjump[31:28]=
    pcplus4[31:28];
35 assign pcjump[27:2] = instr
    [25:0];
36 assign pcjump[1:0] = 2'h0;
37 assign signimml2[31:2]=
    signimm[29:0];
38 assign signimml2[1:0] =
    2'h0;
39 assign pcplus4 = pc + 32'h4
    ;
40 assign pcbranch =
    signimml2 + pcplus4;
41 assign pcsrc = branch &
    bgtz;
42 assign pc2 = pcsrc ?
    pcbranch : pcplus4;
43 assign pc1 = jump ? pcjump
    : pc2;
44 assign writereg = regdst ?
    instr[15:11] : instr[20
    :16];
45 assign srcb = alusrc ?
    signimm : writedata;
46 assign result = memtoreg ?
    readdata : aluresult;
47 assign dout = aluresult;
48
49 always@(*)
50 begin
51     if(instr[15])
52         signimm =
53             32'hffff0000 +
54             instr[15:0];
55     else
56         signimm =
57             32'h00000000
58             + instr[15:0];
59 end
60
61 pc_reg u_pc_reg(
62 .clk (clk ),
63 .rst (rst ),
64 .pc1 (pc1 ),
65 .pc (pc )
66 );
67
68 control u_control(
69 .opcode (instr[31:26]),
70 .memtoreg (memtoreg ),
71 .memwrite (memwrite ),
72 .branch (branch ),
73 .alucontrol (alucontrol )
74 );
75
76 ins_mem u_ins_mem(
77 .a (pc[9:2] ),
78 .spo (instr )
79 );
80
81 REG_FILE u_REG_FILE(
82 .clk (clk ),
83 .rst (rst),
84 .r1_addr (instr[25:21]),
85 .r2_addr (instr[20:16]),
86 .r3_addr (writereg ),
87 .r3_din (result ),
88 .r3_wr (regwrite ),
89 .r1_dout (srca ),
90 .r2_dout (writedata )
91 );
92
93 alu u_alu(
94 .alu_a (srca ),
95 .alu_b (srcb ),
96 .alu_op (alucontrol ),
97 .alu_out (aluresult ),
98 .alu_bgtz (bgtz )
99 );
100
101 data_mem u_data_mem(
102 .clk (clk ),
103 .we (memwrite ),
104 .a (aluresult[11:2] ),
105 .d (writedata ),
106 .spo (readdata ));
107
108 endmodule
```

Reg_file

```
1 module REG_FILE(  
2   input clk,  
3   input rst,  
4   input [4:0] r1_addr,  
5   input [4:0] r2_addr,  
6   input [4:0] r3_addr,  
7   input [31:0] r3_din,  
8   input r3_wr,  
9   output reg [31:0] r1_dout,  
10  output reg [31:0] r2_dout  
11 );  
12 reg [31:0] data [31:0];  
13 always@(posedge clk or  
14   posedge rst)  
15 begin  
16   if (rst) begin  
17     data[0] <= 32'b1;  
18     data[1] <= 32'b1;  
19     data[2] <= 32'b1;  
20     data[3] <= 32'b1;  
21     data[4] <= 32'b1;  
22     data[5] <= 32'b1;  
23     data[6] <= 32'b1;  
24     data[7] <= 32'b1;  
25     data[8] <= 32'b1;  
26     data[9] <= 32'b1;  
27     data[10] <= 32'b1;  
28     data[11] <= 32'b1;  
29     data[12] <= 32'b1;  
30     data[13] <= 32'b1;  
31     data[14] <= 32'b1;  
32     data[15] <= 32'b1;  
33     data[16] <= 32'b1;  
34     data[17] <= 32'b1;  
35     data[18] <= 32'b1;  
36     data[19] <= 32'b1;  
37     data[20] <= 32'b1;  
38     data[21] <= 32'b1;  
39     data[22] <= 32'b1;  
40     data[23] <= 32'b1;  
41     data[24] <= 32'b1;  
42     data[25] <= 32'b1;  
43     data[26] <= 32'b1;  
44     data[27] <= 32'b1;  
45     data[28] <= 32'b1;  
46     data[29] <= 32'b1;  
47     data[30] <= 32'b1;  
48     data[31] <= 32'b1;  
49   end  
50   else if(r3_wr)  
51     data[r3_addr] <= r3_din;  
52   end  
53   always@(*)  
54   begin  
55     if(r1_addr)  
56       r1_dout = data[r1_addr];  
57     else  
58       r1_dout = 32'h0;  
59   end  
60   always@(*)begin  
61     if(r2_addr)  
62       r2_dout = data[r2_addr];  
63     else  
64       r2_dout = 32'h0;  
65   end  
66 end  
67 endmodule  
68
```

Alu

```
1 module alu(  
2   input signed [31:0] alu_a,  
3   input signed [31:0] alu_b,  
4   input [2:0] alu_op,  
5   output reg [31:0] alu_out,  
6   output reg alu_bgtz  
7 );  
8 always@(*)  
9   begin  
10      case(alu_op)  
11         3'h00: alu_out = 32'h0;  
12         3'h01: alu_out = alu_a + alu_b;  
13         3'h02: alu_out = alu_a - alu_b;  
14         3'h03: alu_out = alu_a & alu_b;  
15         3'h04: alu_out = alu_a | alu_b;  
16         3'h05: alu_out = alu_a ^ alu_b;  
17         3'h06: alu_out = ~(alu_a | alu_b);  
18         default: alu_out = 32'h0;  
19      endcase  
20   end  
21   always@(*) //for bgtz  
22   begin  
23      if(alu_out <= 0)  
24         alu_bgtz = 1'h0;  
25      else  
26         alu_bgtz = 1'h1;  
27   end  
28 endmodule
```

pc_reg

```
1 module pc_reg(  
2   input clk,  
3   input rst,  
4   input [31:0] pc1,  
5   output reg [31:0] pc  
6 );  
7  
8   always@(posedge clk or posedge rst)  
9   begin  
10      if(rst)  
11         pc <= 32'h0;  
12      else  
13         pc <= pc1;  
14   end  
15 endmodule
```

control

```
1 module control(  
2   input [5:0] opcode,  
3   output reg memtoreg,  
4   output reg memwrite,  
5   output reg branch,  
6   output reg [2:0] alucontrol,  
7   output reg alusrc,  
8   output reg regdst,  
9   output reg regwrite,  
10  output reg jump  
11 );  
12 always@(*)  
13 begin  
14   case(opcode)  
15     6'b001000: //la  
16       begin  
17         memtoreg = 0;  
18         memwrite = 0;  
19         branch = 0;  
20         alucontrol = 3'h1;  
21         alusrc = 1;  
22         regdst = 0;  
23         regwrite = 1;  
24         jump = 0;  
25       end  
26     6'b100011: //lw  
27       begin  
28         memtoreg = 1;  
29         memwrite = 0;  
30         branch = 0;  
31         alucontrol = 3'h1;  
32         alusrc = 1;  
33         regdst = 0;  
34         regwrite = 1;  
35         jump = 0;  
36       end  
37     6'b101011: //sw  
38       begin  
39         memtoreg = 0;  
40         memwrite = 1;  
41         branch = 0;  
42         alucontrol = 3'h1;  
43         alusrc = 1;  
44         regdst = 0;  
45         regwrite = 0;  
46         jump = 0;  
47       end  
48     6'b001000: //addi  
49       begin  
50         memtoreg = 0;  
51         memwrite = 0;  
52         branch = 0;  
53         alucontrol = 3'h1;  
54         alusrc = 1;  
55         regdst = 0;  
56         regwrite = 1;  
57         jump = 0;  
58       end  
59     6'b000000: //add  
60       begin  
61         memtoreg = 0;  
62         memwrite = 0;  
63         branch = 0;  
64         alucontrol = 3'h0;  
65         alusrc = 0;  
66         regdst = 0;  
67         regwrite = 0;  
68         jump = 1;  
69       end  
70     default:  
71       begin  
72         memtoreg = 0;  
73         memwrite = 0;  
74         branch = 0;  
75         alucontrol = 3'h0;  
76         alusrc = 0;  
77         regdst = 0;  
78         regwrite = 0;  
79         jump = 1;  
80       end  
81   endcase  
82 end  
83 endmodule
```