PB15111604 金泽文

实验目的:

- 学习时序逻辑电路
- 学会用 verilog 语言设计时序逻辑电路
- 掌握计数器的电路结构
- 掌握数码管动态扫描显示原理

实验内容:

- 实现一个8bit 十进制(BCD码)计数器
 - 复位时计数值为 8' h90
 - 复位后, 计数器实现累加操作, 步长为 1, 逢 9 进 1, 计数值达到 8'h99 后, 从 0 开始继续计数
 - 使能信号为1时正常计数,为0时暂停计数
 - 每 0.5 秒左右计数值加 1
 - 结果显示在 led 灯上(必做)
 - 在 isim 下进行仿真 (选做)
 - 将结果显示在7段数码管的后两位上

具体实现:

用 div 模块实现分频 ,

用 cnt 模块实现计数

用 code 模块实现数码管和 led 管的处理

再用 top 模块调用以上子模块

实验结果:

实验要求的选做必做内容均已实现。

实验分析:

本次试验最大的问题在仿真处理上,由于第一次进行这么复杂的仿真,以及从未使用过 initial 语句,导致了后面的一些问题。中间也出现了一些 bug,被及时清除。

意见建议:

这次试验检查进度太慢,实验难度突然增大是一个原因呢,大家对verilog 语法理解不够也是个原因,两个助教出国也是一个原因。建议这种情况下强制大家进行足够的预习或事先完成。

附录:

```
1 module cnt(
 2 input
                       clk,
 3 input
                       rst n,
 4 input
                       cnt en,
 5 output reg [7:0] cnt data
 6);
   initial
       cnt data = 10010000;
 9 always@(posedge clk or negedge rst n)
10 begin
        if(~rst n)
11
           cnt_data <= 8'b1001 0000;
12
        else if(cnt en)
13
       begin
14
             if(cnt_data[3:0] == 4'b1001)
15
                begin
16
                   if(cnt data[7:4] == 4'b1001)
17
                      cnt data[7:0] <= 8'b0000 0000;
18
19
                   else
20
                      begin
                      cnt data[3:0] <= 4'b00000;
21
                      cnt data[7:4] <= cnt data[7:4] + 4'b1;
22
23
                   end
24
                end
25
             else
                cnt_data[3:0] <= cnt_data[3:0] + 1'b1;
26
27
        end
    end
28
29
30
    endmodule
```

代码:

```
1 module div(
   2 input clk,
  3 input rst_n,
4 input cnt_stop,
   5 output reg cnt_en,
   6 output reg pulse
     );
  9 reg [31:0] cnt_div;
  10 initial
  11     cnt_en = 1;
  12 initial
  13
       pulse =1;
  14 initial
      cnt_div = 32'b0;
  15
  16 always @(posedge clk)
  17 begin
        if (cnt_div == 32'd49_999_999)
  18
  19
            cnt_div <= 32'd0;
  20
         else
  21
           cnt_div <= cnt_div + 32'd1;
  22
      end
  23
  24 always @(posedge clk or negedge rst_n) begin
  25 if (~rst n)
  26
            cnt en <= 1'b0;
        else if(cnt_stop)
  27
  28
        else if (cnt div==32'd49 999 999) begin
  29
  30
           cnt en <= 1'b1;
  31
        end
  32
        else begin
          cnt_en <= 1'b0;
  34
       end
  35
     end
  36
      always @(posedge clk) begin
  37
  38 if (cnt_div[16]==1) begin
            pulse <= 1'b1;
  39
 40
        end
        else begin
 41
            pulse <= 1'b0;
  42
  43
         end
  44 end
  45 endmodule
  46
```

```
4'd5: data seg = 8'b0100 1001;
47
            4'd6: data_seg = 8'b0100_0001;
4'd7: data_seg = 8'b0001_1111;
48
49
50
            4'd8: data_seg = 8'b0000_0001;
            4'd9: data seg = 8'b0000 1001;
51
            default:data seg = 8'b1111 1111;
52
53 endcase
54 end
55
56 always@(*)
57 begin
        case(cnt data[7:4])
58
59
           4'd0: data led[7:4] = 4'b00000;
60
            4'd1: data led[7:4] = 4'b0001;
            4'd2: data led[7:4] = 4'b0010;
61
            4'd3: data_led[7:4] = 4'b0011;
4'd4: data_led[7:4] = 4'b0100;
62
63
64
            4'd5: data_led[7:4] = 4'b0101;
            4'd6: data led[7:4] = 4'b0110;
65
            4'd7: data led[7:4] = 4'b0111;
66
            4'd8: data led[7:4] = 4'b1000;
67
            4'd9: data_led[7:4] = 4'b1001;
68
            default:data led[7:4] = 4'b00000;
69
70 endcase
71 end
72
73 always@(*)
74 begin
75
        case(cnt data[3:0])
           4'd0: data led[3:0] = 4'b0000;
76
            4'd1: data_led[3:0] = 4'b0001;
77
78
            4'd2: data_led[3:0] = 4'b0010;
            4'd3: data_led[3:0] = 4'b0011;
79
80
            4'd4: data led[3:0] = 4'b0100;
           4'd5: data led[3:0] = 4'b0101;
81
           4'd6: data led[3:0] = 4'b0110;
82
           4'd7: data_led[3:0] = 4'b0111;
83
            4'd8: data_led[3:0] = 4'b1000;
4'd9: data_led[3:0] = 4'b1001;
84
85
            default:data led[3:0] = 4'b00000;
86
87 endcase
88 end
89
90 endmodule
91
```

```
1 module code (
2 input
                  [7:0] cnt data,
3 input
                        pulse,
4 output reg [3:0] sel,
 5 output reg [7:0] data seg,
 6 output reg [7:0] data led
7 );
 8 initial
9
     sel = 1110;
10
11 initial
12
    data seg = 111111111;
13 initial
14
      data led = 00000000;
15
16 always@(*)
17 begin
18
       if(pulse)
19
          sel <= 4'b1101;
       else
20
          sel <= 4'b1110;
21
22 end
24 always@(*)
25 begin
26
       if (pulse)
       case(cnt data[7:4])
27
           4'd0: data seg = 8'b0000 0011;
28
29
          4'd1:
                 data seg = 8'b1001 1111;
          4'd2: data_seg = 8'b0010_0101;
30
           4'd3: data_seg = 8'b0000 1101;
31
          4'd4: data seg = 8'b1001 1001;
32
          4'd5: data seg = 8'b0100 1001;
33
          4'd6: data seg = 8'b0100 0001;
          4'd7: data seg = 8'b0001 1111;
35
          4'd8: data seg = 8'b0000 0001;
36
           4'd9: data seg = 8'b0000_1001;
37
38
           default:data seg = 8'b1111 1111;
39
       endcase
       else
40
41
       case(cnt data[3:0])
           4'd0: data seg = 8'b0000 0011;
42
           4'd1: data seg = 8'b1001 1111;
43
           4'd2: data_seg = 8'b0010_0101;
44
           4'd3: data_seg = 8'b0000_1101;
45
           4'd4: data seg = 8'b1001 1001;
46
           4'd5: data seg = 8'b0100 1001;
47
```

```
1 module top(
2 input clk,
3 input rst_n,
4 input cnt_stop,
 5 output [3:0] sel,
 6 output [7:0] data_led,
7 output [7:0] data_seg
 8 );
9
10 wire
                       cnt_en;
11 wire [7:0]
                       cnt data;
12 wire
                       pulse;
13
14 div
                 u_div(
15 .clk
                  (clk
                          ),
16 .rst_n
                 (rst_n ),
17 .cnt_stop
                (cnt_stop),
18 .cnt_en
                 (cnt_en ),
19 .pulse
                 (pulse)
20 );
21
                  u cnt(
22 cnt
                 (clk ),
(rst_n ),
   .clk
23
24 .rst_n
25 .cnt_en
                 (cnt_en ),
26 .cnt_data
                 (cnt_data )
27 );
28 code
                 u_code(
29 .cnt data
                 (cnt data ),
   .pulse
                 (pulse ), (sel ),
30
31 .sel
32 .data_seg
                (data_seg ),
33 .data led
                 (data led )
34 );
35
36 endmodule
```

原理图:







