Lab7 - mips-cpu 设计 金泽文 PB15111604

实验目的:

设计更为全面,更为优秀的 mips cpu,以加深对 Computer Organization and Design 的理解。


实验内容:

设计并实现流水线、静态分支预测功能,与对 16 个基本指令基础上的 20 条指令的处理功能。

实验分析与设计:

首先是对**流水线**整体的思考。根据 COD 书上的内容和 **David Money Harris** 的《Digital Design and Computer Architecture》上面的讲解,进行设计。

总体按照下图设计。



(原图来自这本书,为了实现 j,jr 加了一些东西。大体参考了这本书对于单周期 cpu 的设计。)

为了避免数据冒险,首先要设置前推寄存器 ForwardAE,和 ForwardBE。

```
if((RsE != 0) && (RsE == WriteRegM) && RegWriteM)
    ForwardAE=2;
else if((RsE != 0) && (RsE == WriteRegW) && RegWriteW)
    ForwardAE=1;
```

判断条件就是,注意要优先判断 M,后判断 W。同时为了考虑 lw 对 reg 的影

```
lwstall = ((RsD == RtE) | (RtD == RtE)) & MemtoRegE;
StallF = lwstall
StallD = lwstall
FlushE = lwstall
```

响,需要考虑 stall 和 flush

为了避免控制冒险,需要考虑 beq 等和 jr 等。

将以上封装在 hazard 模块中。

对于 16 条指令,设置 control 模块,在其中类比 lab6 针对 opcode 和 funct。针对运算,由于 funct 对应运算和我们之前实现的 alu 不一致,所以设


置 alu decoder 转码模块。

为了针对 beq, bgtz 等沿用 equalD, 所以直接设置 equalD 模块得到 equalD 结果,用于判断 PCSrcD。

另外值得一说的是,为了将单个周期控制在一个时钟周期,所以将寄存器 文件的触发沿改为了 CLK 的下降沿。

实验结果:

仿真波形:



内存:

0x0	0	0
0x2	3	2
0x4	1	1
0x6	16	3
0x8	0	-2
0xA	1	0
0xC	8	2
0xE	0	0
0x10	0	0
0x12	0	0

实验代码:

Top:

```
ign PCSrCU[1] = Jump;

ign RDreal1 = ForwardAD ? ALUOutM : RD1;

ign RDreal2 = ForwardBD ? ALUOutM : RD2;

ign CLR = PCSrcD || Jump || JumpR;

ign SrcAE = ForwardAE == 0 ? RDrealreal1 : (

ForwardAE == 1 ? ResultW : ALUOutM);

ign WriteDataE = ForwardBE == 0 ? RDrealreal2

ForwardBE == 1 ? ResultW : ALUOutM);

ign SrcBE = ALUSrcE ? SignImmE : WriteDataE;

ign WriteRegE = RegDstE ? RdE : RtE;

ign PCJump[27:0] = instrD[25:0] << 2;

ign PCJump[31:28] = PCPJus4D[31:28];

ign PCJumpR = JumpR ? RDreal1 : PCJump;

ign PCBranchD = (SignImmD << 2) + PCPJus4D;

iays@(posedge CLK or posedge rst) begin

instrD <= 0;

PCPJus4D <= 0;

end

else if(FM2) begin
                                                                                                                                                                                                                                                                   RDreal2;
                                                                                                                                                                                                                                                                    RDrealreal2;
                                                                                                                                                                                                                                                                   PCSrcD:
                                                                                                                                                                                                                                                                   EqualD;
                                                                                               PC;
PCPlus4F;
                                                                                                                                                                                         wire
wire
                                                                                                                                                                                                                                                                   RsD = instrD[25:21];
RtD = instrD[20:16];
RdD = instrD[15:11];
                                                     [31:0]
[31:0]
                                                                                               PCPlus4D;
PCBranchD;
                                                                                                                                                                                         wire
reg
                                                                                                                                                                                                                                                                    RsE;
                                                                                                BranchD;
                                                                                                                                                                                                                                                                   RdE:
                                                                                                  Jump
                                                                                                                                                                                                                                                                   WriteDataE;
WriteDataM;
                                                                                                 JumpR;
                                                                                                instr;
instrD;
                                                                                                                                                                                                                                                                    ALUOutE;
                                                                                                                                                                                         reg
reg
                                                                                                                                                                                                                                                                   ALUOUTM:
                                                                                                 SignImmD;
                                                                                                                                                                                                                                                                   ALUOutW;
                                                                                               SignImmE;
EN1;
                                                                                                                                                                                         wire
reg
                                                                                                                                                                                                                                                                   WriteRegE;
WriteRegM;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  end
else if(EN2) begin
if(CLR)
begin
instrD<=0;
PCPlus4D<=0;
                                                                                                                                                                                                                                                                   WriteRegW
SrcAE;
                                                                                                RegWriteD:
                                                                                              RegWriteD;
RegWriteE;
RegWriteM;
RegWriteW;
MemtoRegD;
MemtoRegE;
MemtoRegM;
MemtoRegWi;
MemtoRegWi;
                                                                                                                                                                                                                                                                   SrcBE
                     reg
reg
                                                                                                                                                                                                                                                                    ReadDataM
                                                                                                                                                                                         reg
wire
                                                                                                                                                                                                                                                                   ReadDataW
StallF;
                      reg
reg
                                                                                                                                                                                                                                                                   ForwardAD
                                                                                                                                                                                                                                                                    ForwardBD
                                                                                                MemWriteD;
MemWriteE;
                                                                                                                                                                                         wire
wire
                                                                                                                                                                                                                                                                   ForwardAE
                                                                                                                                                                                                                                                                    ForwardBE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 PCPlus4D<=PCPlus4F:
                                                                                               MemWriteM;
ALUControlD;
                                                                                                                                                                                         wire
wire
                                                                                                                                                                                                                                                                   FlushE:
                                                                                                ALUOp;
ALUControlE;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                       end
end
always@(posedge CLK or posedge rst) begin
if(rst)begin
RDrealreal1 <= 0;
RDrealreal2 <= 0;
                                                                                                                                                                                                                                                                   PCJump;
PCJumpR;
                                                                                                                                                                                                       e [31:0] PCJumpR;
e [31:0] ResultW = MemtoRegW ? ReadDataW : ALUOutW;
ign PC = PCSrcD == 0 ? PCPlus4F : PCSrcD == 1 ? PCBranchD :
PCJumpR;
ign EN1 = ~StallF;
ign EN2 = ~StallD;
ign PCPLus4F = PCF + 32'd4;
ign PCSrcD[0] = EqualD && BranchD;
ign PCPLus4F = PCF + 32'd4;
ign PCSrcD[1] = Jump;
ign RDreal1 = ForwardAD ? ALUOutM : RD1;
                                                                                                ALUSrcD;
ALUSrcE;
                      reg
wire
                                                                                               RegDstD;
RegDstE;
RD1;
                     reg
wire
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   RsE <= 0;
RtE <= 0;
                                                                                               RDreal1:
                     reg
wire
                                                                                                RDrealreal1;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    RegWriteE <= 0;
MemtoRegE <= 0;
MemWriteE <= 0:
                                                                                                RD2;
                                                                                                RDreal2;
                                                                                                                                                                                                                                                                                 WriteRegW <= 0;
                                               MemWriteE <=
ALUControlE <
118
119
120
121
122
123
124
125
126
127
128
129
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ReadDataM
                                               ALUSrcE <= 0;
RegDstE <= 0;
SignImmE <= 0;
                                                                                                                                                                                                                                                                                     e begin

RegWriteW <= RegWriteM;

MemtoRegW <= MemtoRegM;

ReadDataW <= ReadDataM;

ALUOutW <= ALUOutM;

WriteRegW <= WriteRegM;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         u_sign_extend(
instrD[15:0],
SignImmD
                                             e begin

RDrealreal1 <= FlushE ? 0 : RD1 ;

RDrealreal2 <= FlushE ? 0 : RD2 ;

RSE <= FlushE ? 0 : RD5;

REE <= FlushE ? 0 : RD6;

REE <= FlushE ? 0 : RD7;

REE <= FlushE ? 0 : RED8;

REE <= FlushE ? 0 : RED8;

REE <= FlushE ? 0 : MemtoReg0;

MemtoRegE <= FlushE ? 0 : MemtoRegD;

MemWriteE <= FlushE ? 0 : MemWriteD;

ALUControlE <= FlushE ? 0 : ALUControlD;

ALUSTCE <= FlushE ? 0 : ALUControlD;

REGDSTE <= FlushE ? 0 : REGDSTD;

SignImmE <= FlushE ? 0 : SignImmD;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            (SrcAE
(SrcBE
(ALUControlE
(ALUOutE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   .SrcAE
.SrcBE
.ALUControlE
.ALUOutE
                                                                                                                                                                                                                                                                                                       u_control(
(instrD[31:26]
(instrD[5:0]
(RegWriteD
(MemtoRegD
(MemWriteD
(ALUOp
(ALUSrcD
(RegDetD
                                                                                                                                                                                                                                                              control
.Op
.Funct
.RegWriteD
.MemtoRegD
.MemWriteD
.ALUOp
.ALUSrcD
.RegDstD
.BranchD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             u_alu_decoder(
(ALUOp
(instrD[5:0]
(ALUControlD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    );
alu_deco
.ALUOp
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     .Funct
                                                                                                                                                                                                                                                                                                           (RegDstD
(BranchD
```

```
u_hazard(
(WriteRegE
(WriteRegM)
(WriteRegW)
(RegWriteE
(RegWriteM)
(RegWriteW)
(MemtoRegE
(MemtoRegM)
(BranchD)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       .WriteRegE
.WriteRegM
.WriteRegM
.RegWriteE
.RegWriteM
.RegWriteM
.MemtoRegE
.MemtoRegM
.BranchD
.JumpR
.RtE
.RsE
.RtD
.RsD
.StallF
.StallF
                                                                                                                                                                                                                                                               .Jump
.JumpR
                                                                                                                                                                                                                                                                                                                 (Jump
(JumpR
                                                                                                                                                                                                                                                                                                           u_REG_FILE(
                                                                                                                                                                                                                                                                                                           (CLK
(rst
(instrD[25:21]
(instrD[20:16]
(WriteRegW
(ResultW
(RegWriteW
(RD1
(RD2
               RegWriteM <= 0;
MemtoRegM <= 0;
MemWriteM <= 0;
ALUOutM <= 0;
WriteDataM <= 0;
WriteRegM <= 0;
                                                                                                                                                                                                                                                               .rst
.A1
.A2
.A3
.WD3
.WE3
.RD1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           (RtE
(RsE
end
else begin
if(EN1)
iF(EN1)
PCF <= PC;
RegWriteM <= RegWriteE;
MemtoRegM <= MemtoRegE;
MemWriteM <= MemWriteE;
ALUOUTE;
WriteDataM <= WriteDataE;
WriteRegM <= WriteRegE;
end
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           RtD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          (RsD
(StallF
(StallD
                                                                                                                                                                                                                                                               );
InsMem
                                                                                                                                                                                                                                                                                                       u_InsMem(
PCF[7:2],
instr
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         .ForwardAD
.ForwardBD
.FlushE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          (ForwardAD
(ForwardBD
(FlushE
                                                                                                                                                                                                                                                                                                       u_DataMem(
ALUOutM[6:2],
WriteDataM,
CLK,
MemWriteM,
ReadDataM
                                                                                                                                                                                                                                                              DataMem
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          .ForwardAE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ForwardAE
ays@(posedge CLK or posedge rst) begin
if(rst) begin
RegWriteW <= 0;
MemtoRegW <= 0;
ReadDataW <= 0;
ALUOutW <= 0;
writeRegW <= 0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         .RDreal1
.RDreal2
.Op
.RtD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          _equald
(RDreal1
(RDreal2
(instrD[31:26]
                                                                                                                                                                                                                                                               sign_extend u_sign_extend(
instrD[15:0],
SignImmD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            RtD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          .EqualD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           EqualD
```

Reg_file

```
module REG FILE(
                                                    33
                                                                  data[16] <= 32'b0;
 1
    input
 2
                          CLK.
                                                    34
                                                                  data[17] <= 32'b0;
    input
                          rst,
                                                    35
                                                                  data[18] <= 32'b0;
    input [4:0]
                          A1,
                                                    36
                                                                  data[19] <= 32'b0;
    input [4:0]
                          A2,
                                                    37
                                                                  data[20] <= 32'b0;
    input [4:0]
 6
                          А3.
                                                                  data[21] <= 32'b0;
                                                    38
    input [31:0]
                                                                  data[22] <= 32'b0;
                          WD3.
                                                    39
 8
    input
                          WE3.
                                                    40
                                                                  data[23] <= 32'b0;
    output reg [31:0]
                          RD1,
                                                    41
                                                                  data[24] <= 32'b0;
10
    output reg [31:0]
                                                    42
                                                                  data[25] <= 32'b0;
                          RD2
11
                                                    43
                                                                  data[26] <= 32'b0;
                                                    44
12
                                                                  data[27] <= 32'b0;
    reg [31:0] data [31:0];
13
                                                    45
                                                                  data[28] <= 32'b0;
    always@(negedge CLK or posedge rst)
14
                                                    46
                                                                  data[29] <= 32'b0;
15 ▽
                                                    47
                                                                  data[30] <= 32'b0;
    begin
16 ▽
        if (rst) begin
                                                    48
                                                                  data[31] <= 32'b0;
17
             data[0] <= 32'b0;
                                                    49
                                                             else if(WE3)
18
             data[1] <= 32'b0;
                                                    50
19
             data[2] <= 32'b0;
                                                    51
                                                                 data[A3]<= WD3;</pre>
             data[3] <= 32'b0;
20
                                                    52
             data[4] <= 32'b0;
                                                    53
21
22
             data[5] <= 32'b0;
                                                    54
23
             data[6] <= 32'b0;
                                                    55
                                                         begin
24
             data[7] <= 32'b0;
                                                    56
                                                             if(A1)
25
             data[8] <= 32'b0;
                                                    57
                                                                  RD1 = data[A1];
26
             data[9] <= 32'b0;
                                                    58
                                                             else
27
             data[10] <= 32'b0;
                                                    59
                                                                  RD1 = 32'h0;
28
             data[11] <= 32'b0;
                                                    60
29
             data[12] <= 32'b0;
                                                    61
                                                         always@(*)begin
             data[13] <= 32'b0;
30
                                                    62
31
                                                    63
             data[14] <= 32'b0;
                                                             if(A2)
32
             data[15] <= 32'b0;
                                                    64
                                                                  RD2 = data[A2];
33
             data[16] <= 32'b0;
                                                    65
                                                             else
34
             data[17] <= 32'b0;
                                                    66
                                                                  RD2 = 32'h0;
             data[18] <= 32'b0;
35
                                                    67
                                                         endmodule
36
             data[19] <= 32'b0;
                                                    68
37
             data[20] <= 32'b0;
                                                    69
             data[21] <= 32'b0:
```

Alu:

```
module alu(
           signed
                    [31:0]
   input
                            SrcAE,
                    [31:0]
    input
            signed
                            SrcBE,
   input
                    [2:0]
                             ALUControlE,
    output reg
                    [31:0]
                             ALUOutE
8
9 ⊽ begin
       case(ALUControlE)
10 ▽
            3'h0: ALUOutE = 32'h0;
11
            3'h1: ALUOutE = SrcAE + SrcBE;
12
13
            3'h2: ALUOutE = SrcAE - SrcBE;
14
            3'h3: ALUOutE = SrcAE & SrcBE;
15
            3'h4: ALUOutE = SrcAE | SrcBE;
            3'h5: ALUOutE = SrcAE ^ SrcBE;
            3'h6: ALUOutE = ~(SrcAE | SrcBE);
17
18
            default: ALUOutE = 32'h0;
19
20
21
22
    endmodule
23
```

control

```
module control(
input [5:0]
input [5:0]
output reg
                                                                                                           Op,
Funct,
RegWriteD,
MemtoRegD,
MemWriteD,
ALUOp,
ALUSrcD,
RegDstD,
BranchD,
Jump,
JumpR
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                Jump=0;
JumpR=0;
ALUOp=5;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              RegDstD=0;
BranchD=1;
                                                                                                                                                                                                                                                                                                                                            RegWriteD=1;
MemtoRegD=0;
MemWriteD=0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Jump=0;
JumpR=0;
ALUOp=0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 RegWriteD=1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end
bltz: begin
RegWriteD-0;
MemtroRegD-0;
MemWriteD-0;
ALUST-0;
RegDstD-0;
BranchD=1;
JumpR-0;
ALUOp-0;
end
                                                                                                                                                                                                                                                                                                                                            ALUSrcD=1;
RegDstD=0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             MemtoRegD=1;
MemWriteD=0;
ALUSrcD=1;
RegDstD=0;
BranchD=0;
                                                                                                                                                                                                                                                                                                                                            BranchD=0;
                                                                                                                                                                                                                                                                                                                                            Jump=0;
JumpR=0;
ALUOp=0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                Jump=0;
JumpR=0;
ALUOp=0;
);
parameter Rtype-6'b00000;
parameter addi-6'b001000;
parameter addi-6'b001001;
parameter andi-6'b001101;
parameter ori-6'b001101;
parameter voni-6'b001111;
parameter lw-6'b101011;
parameter be-6'b101011;
parameter begz-6'b000101;
parameter begz-6'b000111;
parameter betz-6'b000111;
parameter betz-6'b000111;
parameter bez-6'b000110;
parameter betz-6'b000110;
parameter betz-6'b000110;
parameter bej-6'b000101;
slways@(*) begin
                                                                                                                                                                                                                                                                                                                   end
addiu begin
Regwrite0-1;
MemtoRegD-0;
Memwrite0-0;
ALUSrc0-1;
RegDstD-0;
BranchD-0;
BranchD-0;
JumpR-0;
ALUOp-0;
end
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            begin
RegWriteD-0;
MemtoRegD-0;
MemWriteD-1;
ALUSrcD-1;
RegDstD=0;
BranchD-0;
Jump-0;
JumpR-0;
ALUOp-0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end
bgez: begin
RegWriteD=0;
MemtoRegD=0;
MemWriteD=0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ALUSrcD=0;
RegDstD=0;
BranchD=1;
                                                                                                                                                                                                                                                                                                                      end
andi: begin
                                                                                                                                                                                                                                                                                                                                         i: begin
RegWriteD=1;
MemtoRegD=0;
MemtwriteD=0;
ALUSrcD=1;
RegDstD=0;
BranchD=0;
Jump=0;
JumpR=0;
ALUOp=3;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Jump=0;
JumpR=0;
ALUOp=0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        end
beq: begin
RegWriteD=0;
MemtoRegD-0;
MemWriteD=0;
ALUSrcD=0;
RegDstD=0;
BranchD=1;
JumpR=0;
ALUOp=0;
end
                            r bne
r j-6'b000c.
(') begin
e(Op)
Rtype begin
if(Funct==6'b001000)
RegWriteD=0;
MemtORegD=0;
MemMriteD=0;
ALUSrcD=0;
RegOstD=0;
BranchD=0;
Jump=1;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    end
j: begin
RegWriteD-0;
MemtriteD-0;
MemWriteD-0;
RegDstD-0;
BranchD-0;
BranchD-0;
Jump-1;
JumpR-0;
ALUOp-0;
                                                                                                                                                                                                                                                                                                                   ALUOp-3;
end
ori: begin
RegWriteD-1;
MemtoRegD-0;
MemMriteD-0;
ALUSrcD-1;
RegDstD-0;
BranchD-0;
JumpR-0;
ALUOp-4;
end
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ALUOP-0;
end
bne: begin
RegWriteD-0;
MemtoRegD-0;
MemWriteD-0;
ALUSrcD-0;
RegDstD-0;
BranchD-1;
Jump-0;
ALUOp-0;
                                                                                          Jump=1;
JumpR=1;
ALUOp=2;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        end
default: begi
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            RegWriteD=0;
MemtoRegD=0;
MemWriteD=0;
                                                                                       RegWriteD=1;
RegWriteD=1;
MemtWriteD=0;
ALUSrcD=0;
RegDstD=1;
BranchD=0;
Jump=0;
JumpR=0;
ALUOp=2;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ALUSrcD=0;
RegDstD=0;
BranchD=0;
                                                                                                                                                                                                                                                                                                                                           1: begin
RegWriteD=1;
MemtoRegD=0;
MemWriteD=0;
ALUSrcD=1;
RegDstD=0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Jump=0;
JumpR=0;
ALUOp=0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        end
blez: begin
RegWriteD=0;
MemtoRegD=0;
MemWriteD=0;
ALUSrcD=0;
                                                                                                                                                                                                                                                                                                                                            BranchD=0
```

alu decoder:

```
module alu decoder(
         input [2:0]ALUOp,
         input [5:0]Funct,
         output reg [2:0]ALUControl
         case(ALUOp)
             0: ALUControl<=1;</pre>
11
12
             1: ALUControl<=2;
13
14 ∀
15 ∀
                 case(Funct)
                      6'b100000: ALUControl<=1;
17
                      6'b100001: ALUControl<=1;
                      6'b100010: ALUControl<=2;
19
                      6'b100011: ALUControl<=2;
                      6'b100100: ALUControl<=3;
21
                      6'b100101: ALUControl<=4;
                      6'b100110: ALUControl<=5;
                      6'b100111: ALUControl<=6;
                      6'b001000: ALUControl<=0;
24
25
                                     ALUControl<=3'b000;
                     default:
             3: ALUControl<=3;</pre>
29
             4: ALUControl<=4;
             5: ALUControl<=5;</pre>
             6: ALUControl<=6;
32
             7: ALUControl<=7;</pre>
             default: ALUControl<=1;</pre>
    endmodule
```

hazard:

```
module hazard(
   input
 2
                        BranchD.
 3 input
                        MemtoRegE,
   input
                        RegWriteE,
   input
                        MemtoRegM,
   input
                        RegWriteM,
   input
                        RegWriteW,
 8 input
                        JumpR,
   input
                [4:0]
                        RsD,
   input
                 4:0]
10
                        RtD,
11
   input
                 4:0
                        RsE.
12
   input
                 4:0]
                        RtE.
                        WriteRegE,
13
   input
                 4:0
14 input
                 4:0
                        WriteRegM,
                 [4:0]
15
   input
                        WriteRegW.
16 output
                        StallF,
                        StallD,
17
   output
18 output
                        ForwardAD.
19
   output
                         ForwardBD.
20
   output
                        FlushE,
                        ForwardAE,
21
   output reg
                [1:0]
22
   output reg
                [1:0]
                        ForwardBE
23
```

```
wire lwstall = ((RsD == RtE)
                                 (RtD == RtE)) & MemtoRegE;
wire lwstall = ((RSD == RTE) | (RTD == RTE)) & Memto
wire branchstall = (BranchD | JumpR ) & RegWriteE &(
    WriteRegE == RsD | WriteRegE == RtD) | (BranchD
    JumpR ) & MemtoRegM & (WriteRegM == RsD | WriteRegM
    == RtD);
    ForwardAE=0;
    ForwardBE=0;
    if((RsE != 0) && (RsE == WriteRegM) && RegWriteM)
        ForwardAE=2;
    else if((RsE != 0) && (RsE == WriteRegW) && RegWriteW
             ForwardAE=1;
    if((RtE != 0) && (RtE == WriteRegM) && RegWriteM)
        ForwardBE=2;
    else if((RtE != 0) && (RtE == WriteRegW) && RegWriteW
             ForwardBE=1;
assign ForwardAD = (RsD != 0) & (RsD == WriteRegM) &
    RegWriteM;
assign ForwardBD = (RtD != 0) & (RtD == WriteRegM) &
    RegWriteM;
assign StallF = lwstall
                            branchstall;
assign StallD = lwstall
                            branchstall;
assign FlushE = lwstall |
                            branchstall:
endmodule
```

equald:

```
module equald(
 1
        input signed [31:0] RDreal1,
        input signed
                      [31:0] RDreal2,
4
                       [5:0]
        input
                              Op,
        input
                      [4:0]
                              RtD,
 6
                              EqualD
        output reg
8
9
        parameter beq = 6'b000100;
        parameter bgez = 6'b0000001;
10
11
        parameter bgtz = 6'b000111;
        parameter blez = 6'b000110;
12
        parameter bltz = 6'b000001;
13
        parameter bne = 6'b000101;
14
```

15

```
case(Op)
19
             beq:
                      if(RDreal1 == RDreal2)
                      EqualD = 1;
21
22
                      EqualD = 0;
23
                      if(RtD == 5'b00001)//bgez
              bgez:
24
                                    if(RDreal1) = 0
25
                                    EqualD = 1;
                                    EqualD = 0;
29
32
                                    if(RDreal1<0)//bltz</pre>
                                    EqualD = 1;
34
                                    EqualD = 0;
              bgtz:
                      if(RDreal1 > 0)
                      EqualD = 1;
                      EqualD = 0;
              blez:
                      if(RDreal1 <= 0)</pre>
42
                      EqualD = 1;
43
44
                      EqualD = 0;
                      if(RDreal1 != RDreal2)
              bne:
                      EqualD = 1;
47
                      EqualD = 0;
49
              default:EqualD = 0;
    endmodule
```

sign extend:

```
module sign_extend(
        input [15:0]din,
        output [31:0]dout
    assign dout[15:0]=din[15:0];
    assign dout[31]=din[15];
    assign dout[30]=din[15];
    assign dout[29]=din[15];
11
    assign dout[28]=din[15];
    assign dout[27]=din[15];
12
13
    assign dout[26]=din[15];
    assign dout[25]=din[15];
14
    assign dout[24]=din[15];
    assign dout[23]=din[15];
    assign dout[22]=din[15];
17
    assign dout[21]=din[15];
    assign dout[20]=din[15];
    assign dout[19]=din[15];
21
    assign dout[18]=din[15];
    assign dout[17]=din[15];
    assign dout[16]=din[15];
24
    endmodule
```

sim:

```
module sim;
         reg CLK;
         reg rst;
         top uut (
.CLK(CLK),
11
12
              .rst(rst)
13
14
15
         always #5 CLK=~CLK;
17
             CLK = 0;
             rst = 1;
22
23
24
             rst = 0;
29
    endmodule
```