

实验目的：

- 学习时序逻辑电路
- 学会用 verilog 语言设计时序逻辑电路
- 掌握计数器的电路结构
- 掌握数码管动态扫描显示原理

实验内容：

- 实现一个 8bit 十进制（BCD 码）计数器
  - 复位时计数值为 8' h90
  - 复位后，计数器实现累加操作，步长为 1，逢 9 进 1，计数值达到 8' h99 后，从 0 开始继续计数
  - 使能信号为 1 时正常计数，为 0 时暂停计数
  - 每 0.5 秒左右计数值加 1
  - 结果显示在 led 灯上（必做）
  - 在 isim 下进行仿真（选做）
  - 将结果显示在 7 段数码管的后两位上

具体实现：

用 div 模块实现分频，

用 cnt 模块实现计数

用 code 模块实现数码管和 led 管的处理

再用 top 模块调用以上子模块

实验结果：

实验要求的选做必做内容均已实现。

实验分析：

本次试验最大的问题在仿真处理上，由于第一次进行这么复杂的仿真，以及从未使用过 initial 语句，导致了后面的一些问题。

中间也出现了一些 bug，被及时清除。

意见建议：

这次试验检查进度太慢，实验难度突然增大是一个原因呢，大家对 verilog 语法理解不够也是个原因，两个助教出国也是一个原因。建议这种情况下强制大家进行足够的预习或事先完成。

附录：

```
1 module cnt(  
2     input          clk,  
3     input          rst_n,  
4     input          cnt_en,  
5     output reg [7:0] cnt_data  
6 );  
7 initial  
8     cnt_data = 10010000;  
9 always@(posedge clk or negedge rst_n)  
10 begin  
11     if(~rst_n)  
12         cnt_data <= 8'b1001_0000;  
13     else if(cnt_en)  
14         begin  
15             if(cnt_data[3:0] == 4'b1001)  
16                 begin  
17                     if(cnt_data[7:4] == 4'b1001)  
18                         cnt_data[7:0] <= 8'b0000_0000;  
19                     else  
20                         begin  
21                             cnt_data[3:0] <= 4'b0000;  
22                             cnt_data[7:4] <= cnt_data[7:4] + 4'b1;  
23                         end  
24                     end  
25                 else  
26                     cnt_data[3:0] <= cnt_data[3:0] + 1'b1;  
27                 end  
28             end  
29         end  
30     endmodule
```

代码：

```

1  module div(
2  input      clk,
3  input      rst_n,
4  input      cnt_stop,
5  output reg cnt_en,
6  output reg pulse
7  );
8
9  reg [31:0] cnt_div;
10 initial
11     cnt_en = 1;
12 initial
13     pulse =1;
14 initial
15     cnt_div = 32'b0;
16 always @(posedge clk)
17 begin
18     if (cnt_div == 32'd49_999_999)
19         cnt_div <= 32'd0;
20     else
21         cnt_div <= cnt_div + 32'd1;
22 end
23
24 always @(posedge clk or negedge rst_n) begin
25     if (~rst_n)
26         cnt_en <= 1'b0;
27     else if(cnt_stop)
28         ;
29     else if (cnt_div==32'd49_999_999) begin
30         cnt_en <= 1'b1;
31     end
32     else begin
33         cnt_en <= 1'b0;
34     end
35 end
36
37 always @(posedge clk) begin
38     if (cnt_div[16]==1) begin
39         pulse <= 1'b1;
40     end
41     else begin
42         pulse <= 1'b0;
43     end
44 end
45 endmodule
46

```

```

47         4'd5:    data_seg = 8'b0100_1001;
48         4'd6:    data_seg = 8'b0100_0001;
49         4'd7:    data_seg = 8'b0001_1111;
50         4'd8:    data_seg = 8'b0000_0001;
51         4'd9:    data_seg = 8'b0000_1001;
52         default: data_seg = 8'b1111_1111;
53     endcase
54 end
55
56 always@(*)
57 begin
58     case(cnt_data[7:4])
59         4'd0:    data_led[7:4] = 4'b0000;
60         4'd1:    data_led[7:4] = 4'b0001;
61         4'd2:    data_led[7:4] = 4'b0010;
62         4'd3:    data_led[7:4] = 4'b0011;
63         4'd4:    data_led[7:4] = 4'b0100;
64         4'd5:    data_led[7:4] = 4'b0101;
65         4'd6:    data_led[7:4] = 4'b0110;
66         4'd7:    data_led[7:4] = 4'b0111;
67         4'd8:    data_led[7:4] = 4'b1000;
68         4'd9:    data_led[7:4] = 4'b1001;
69         default: data_led[7:4] = 4'b0000;
70     endcase
71 end
72
73 always@(*)
74 begin
75     case(cnt_data[3:0])
76         4'd0:    data_led[3:0] = 4'b0000;
77         4'd1:    data_led[3:0] = 4'b0001;
78         4'd2:    data_led[3:0] = 4'b0010;
79         4'd3:    data_led[3:0] = 4'b0011;
80         4'd4:    data_led[3:0] = 4'b0100;
81         4'd5:    data_led[3:0] = 4'b0101;
82         4'd6:    data_led[3:0] = 4'b0110;
83         4'd7:    data_led[3:0] = 4'b0111;
84         4'd8:    data_led[3:0] = 4'b1000;
85         4'd9:    data_led[3:0] = 4'b1001;
86         default: data_led[3:0] = 4'b0000;
87     endcase
88 end
89
90 endmodule
91

```

```

1  module code(
2  input          [7:0]  cnt_data,
3  input          pulse,
4  output reg  [3:0]  sel,
5  output reg  [7:0]  data_seg,
6  output reg  [7:0]  data_led
7  );
8  initial
9      sel = 1110;
10
11  initial
12      data_seg = 11111111;
13  initial
14      data_led = 00000000;
15
16  always@(*)
17  begin
18      if(pulse)
19          sel <= 4'b1101;
20      else
21          sel <= 4'b1110;
22  end
23
24  always@(*)
25  begin
26      if(pulse)
27          case(cnt_data[7:4])
28              4'd0:  data_seg = 8'b0000_0011;
29              4'd1:  data_seg = 8'b1001_1111;
30              4'd2:  data_seg = 8'b0010_0101;
31              4'd3:  data_seg = 8'b0000_1101;
32              4'd4:  data_seg = 8'b1001_1001;
33              4'd5:  data_seg = 8'b0100_1001;
34              4'd6:  data_seg = 8'b0100_0001;
35              4'd7:  data_seg = 8'b0001_1111;
36              4'd8:  data_seg = 8'b0000_0001;
37              4'd9:  data_seg = 8'b0000_1001;
38              default: data_seg = 8'b1111_1111;
39          endcase
40      else
41          case(cnt_data[3:0])
42              4'd0:  data_seg = 8'b0000_0011;
43              4'd1:  data_seg = 8'b1001_1111;
44              4'd2:  data_seg = 8'b0010_0101;
45              4'd3:  data_seg = 8'b0000_1101;
46              4'd4:  data_seg = 8'b1001_1001;
47              4'd5:  data_seg = 8'b0100_1001;

```

```

1 module top(
2     input      clk,
3     input      rst_n,
4     input      cnt_stop,
5     output [3:0] sel,
6     output [7:0] data_led,
7     output [7:0] data_seg
8 );
9
10 wire      cnt_en;
11 wire [7:0] cnt_data;
12 wire      pulse;
13
14 div        u_div(
15     .clk      (clk      ),
16     .rst_n    (rst_n    ),
17     .cnt_stop (cnt_stop),
18     .cnt_en   (cnt_en   ),
19     .pulse    (pulse)
20 );
21
22 cnt        u_cnt(
23     .clk      (clk      ),
24     .rst_n    (rst_n    ),
25     .cnt_en   (cnt_en   ),
26     .cnt_data (cnt_data )
27 );
28 code       u_code(
29     .cnt_data (cnt_data ),
30     .pulse    (pulse    ),
31     .sel      (sel      ),
32     .data_seg (data_seg ),
33     .data_led (data_led )
34 );
35
36 endmodule

```

原理图：









