# Lab5\_单周期 mips-cpu 设计 金泽文 PB15111604

### 实验目的:

设计单周期 mips-cpu。

## 实验内容:

- 设计 CPU ,完成以下程序代码的执行 ,其功能是起始数 为 3 和 3 的斐波拉契数列的计算。只计算 20 个数。
- 本次实验要求设计为单周期 CPU,基本思路是依据给 定过的指令集(6条),设计核心的控制信号。依据前 面给定的数据通路和控制单元信号进行设计。
- 注意现在涉及到两个 ram , 一个 regfile , 现在均要求是异步读 , 同步写。

#### 实验分析与设计:

首先要考虑的是 6 条指令的解码,通过 control 模块解码对应 opcode,由于 add 与 addi 的前 opcode 不同,所以考虑的 case 情况为 7+1 个(还有一个 default)。

根据不同的情况,我们需要设置以下变量,方便 top 模

```
3 output reg memtoreg,
4 output reg memwrite,
5 output reg branch,
6 output reg [2:0] alucontrol,
7 output reg alusrc,
8 output reg regdst,
9 output reg regwrite,
10 output reg jump
11 );
```

块使用。大多数用来作为 mux 的输入。


解码 opcode 之后在 top 模块中需要构造数据通路。 对于 ALU 模块,不同于以往,需要设置 bgtz 输出变量。

对于 regfile , 沿用之前的。

除此之外,需要注意的是,由于 data\_mem 一个地址对应的是 4 个字节,所以在计算对应 data\_mem 地址的时候需要考虑截断后两位。

# 实验结果:

#### 仿真波形:



## 数据对应内存:

	0	1	2	3
0x0	3	3	6	9
0x4	15	24	39	63
0x8	102	165	267	432
0xC	699	1131	1830	2961
	4791	7752	12543	20295
0x14	20	3	3	0
0x18	0	0	0	0
0x1C	0	0	0	0
0x20	0	0	0	0
	0	0	0	0

#### 实验代码:

### Top

```
assign pcjump[31:28]=
    pcplus4[31:28];
    module top(
                                                                                                                        .a (pc[9:2]),
                                                                                               + instr[15:0]
    input clk,
                                                                                                                        .spo (instr )
    input rst,
                                        assign pcjump[27:2] = instr
    output[31:0] dout
                                                                             54
                                                                                           signimm =
                                       assign pcjump[1:0] = 2'h0;
assign signimml2[31:2]=
                                                                                                                        REG_FILE u_REG_FILE(
                                                                                               32'h00000000
                                                                                                                        .clk (clk ),
                                                                                                + instr[15:0]
                                            signimm[29:0]
    wire [31:0] pcjump;
                                                                                                                        .rst (rst)
    wire
          [31:0] pc2;
                                        assign signimml2[1:0] =
                                                                                                                        .r1_addr (instr[25:21]),
                                                                                                                   84
                                            2'h0;
    wire
                  pc1;
                                                                                                                        .r2 addr (instr[20:16]),
          [31:0] pc;
    wire
                                        assign pcplus4 = pc + 32'h4
                                                                                                                        .r3_addr (writereg ),
                                                                                 pc_reg u_pc_reg(
    wire [31:0] pcplus4;
                                        ;
assign pcbranch =
                                                                                                                        .r3_din (result
                                                                                 .clk (clk
          [31:0] instr;
    wire
                                                                                                                        .r3_wr (regwrite
                                                                                 .rst (rst
    wire memtoreg;
                                        signimml2 + pcplus4;
assign pcsrc = branch &
                                                                                                                        .r1_dout (srca )
                                                                                 .pc1 (pc1
    wire memwrite;
                                                                                                                        .r2_dout (writedata )
                                                                                 .pc (pc )
    wire branch;
                                            bgtz;
                                       assign pc2 = pcsrc ?
    pcbranch : pcplus4;
assign pc1 = jump ? pcjump
    wire [2:0] alucontrol;
    wire alusro:
                                                                                                                        alu u_alu(
                                                                             64
                                                                                 control u_control(
    wire regdst
                                                                                                                        .alu_a (srca ),
.alu_b (srcb ),
                                                                                 .opcode (instr[31:26]),
    wire regwrite;
                                             pc2;
                                                                                 .memtoreg (memtoreg
.memwrite (memwrite
                                            ign writereg = regdst ?
instr[15:11] : instr[20
    wire jump
                                                                                                                        .alu_op (alucontrol ),
    wire pcsrc;
                                                                                                                        .alu_out (aluresult ),
                                                                                 .branch (branch )
    wire [4:0] writereg;
                                                                                                                        .alu_bgtz (bgtz )
                                                                                 .alucontrol (alucontrol
                                       assign srcb = alusrc ?
    signimm :writedata;
    reg [31:0] signimm;
          [31:0] signimml2;
    wire
                                                                                 .alusrc (alusrc
    wire [31:0] srca;
                                        assign result = memtoreg
                                                                                                                        data_mem u_data_mem(
                                                                                 .regdst (regdst
                                            readdata: aluresult;
    wire [31:0] srcb;
                                                                                                                        .clk (clk
                                                                                 .regwrite (regwrite ),
                                        assign dout = aluresult;
    wire bgtz;
                                                                                                                        .we (memwrite )
                                                                                 .jump (jump )
    wire
          [31:0] aluresult;
                                                                                                                        .a (aluresult[11:2] ),
    wire
          [31:0] writedata;
                                                                                                                        .d (writedata )
          [31:0] pcbranch;
    wire
                                                                                                                        .spo (readdata ));
                                                                                 ins_mem u_ins_mem(
                  readdata:
    wire
                                            if(instr[15])
                                                                                 .a (pc[9:2] ),
.spo (instr)
32 wire [31:0] result;
                                                 signimm
                                                                                                                  108 endmodule
```

# Reg file

```
uala[Z0]
    module REG_FILE(
                                                           data[21] <= 32'b1;
    input clk,
                                                           data[22] <= 32'b1;
    input rst,
                                                          data[23] <= 32'b1;
    input [4:0] r1_addr,
input [4:0] r2_addr,
input [4:0] r3_addr,
                                                          data[24]
                                                                     <= 32'b1;
<= 32'b1;
                                                          data[25]
                                                          data[26]
    input [31:0] r3_din,
                                                          data[27]
8 input r3_wr,
                                                          data[28] <= 32'b1;
9 output reg [31:0] r1_dout,
                                                          data[29] <= 32'b1;
10 output reg [31:0] r2_dout
                                                          data[30] <= 32'b1;
                                                          data[31] <= 32'b1;
    reg [31:0] data [31:0];
    always@(posedge clk or
posedge rst)
                                                      else if(r3_wr)
                                                          data[r3_addr]<= r3_din;</pre>
         if (rst) begin
              data[0] <= 32'b1;
              data[1] <= 32'b1;
              data[2] <= 32'b1;
                                                      if(r1 addr)
              data[3] <= 32'b1;
                                                          r1_dout = data[r1_addr];
              data[4] <= 32'b1;
              data[5] <= 32'b1;</pre>
                                                          r1_dout = 32'h0;
              data[6] <= 32'b1;</pre>
              data[7] <= 32'b1;
data[8] <= 32'b1;
data[9] <= 32'b1;</pre>
                                                always@(*)begin
  if(r2_addr)
              data[10] <= 32'b1;
data[11] <= 32'b1;
                                                          r2_dout = data[r2_addr];
              data[12] <= 32'b1;</pre>
                                                          r2_dout = 32'h0;
              data[13] <= 32'b1;
              data[14] <= 32'b1;</pre>
                                                endmodule
              data[15] <= 32'b1;
```

#### Alu

```
module alu(
     input signed [31:0] alu_a,
  2
     input signed [31:0] alu_b,
     input [2:0] alu op,
     output reg [31:0] alu_out,
     output reg alu bgtz
  8
          begin
 10
              case(alu_op)
 11
                  3'h00: alu out = 32'h0;
                  3'h01: alu out = alu a + alu b;
 12
 13
                  3'h02: alu out = alu a - alu b;
                  3'h03: alu out = alu a & alu b;
 14
 15
                  3'h04: alu out = alu a | alu b;
                  3'h05: alu out = alu a ^ alu b;
 16
 17
                  3'h06: alu out = ~(alu a | alu b);
 18
                  default: alu out = 32'h0;
 19
              endcase
 20
 21
      always@(*) //for bgtz
 22
      begin
 23
          if(alu out <= 0)</pre>
 24
              alu bgtz = 1'h0;
 25
          else
 26
              alu bgtz = 1'h1;
 27
      endmodule
 28
                      1 module pc reg(
                      2 input clk,
pc_reg
                      3 input rst,
                      4 input [31:0] pc1,
                         output reg [31:0] pc
                         always@(posedge clk or posedge rst)
                         begin
                             if(rst)
                     10
                     11
                                 pc <= 32'h0;
                     12
                             else
                     13
                                 pc <= pc1;</pre>
                     14
                     15 endmodule
```

#### control

```
nt.aucu
1 module control(
                                                                             alucontrol = 3'h1;
                                                                                                                                  alucontrol =
   input [5:0] opcode,
                                                                            alusrc = 1;
regdst = 0;
                                                                                                                                      3'h0;
   output reg memtoreg,
                                                                                                                                  alusrc = 0;
regdst = 0;
   output reg memwrite,
                                                                             regwrite = 1;
   output reg branch,
                                                                             jump = 0;
                                                                                                                                  regwrite = 0;
  output reg [2:0] alucontrol,
                                                                                                                                   jump = 1;
   output reg alusro,
8 output reg regdst,
                                                                                                                         default:
9 output reg regwrite,
                                                                            memtoreg = 0;
   output reg jump
                                                                            memwrite = 1;
                                                                                                                                  memtoreg = 0;
memwrite = 0;
  );
always@(*)
begin
                                                                             branch = 0;
                                                                             alucontrol = 3'h1;
                                                                                                                                   branch = 0;
                                                                            alusrc = 1;
regdst = 0;
                                                                                                                                  alucontrol =
        case(opcode)
                                                                                                                                    3'h0;
             6'b001000: //la
                                                                             regwrite = 0;
                                                                                                                                  alusrc = 0;
regdst = 0;
                                                                             jump = 0;
                      memtoreg = 0;
memwrite = 0;
                                                                                                                                  regwrite = 0;
                                                                   6'b001000: //addi
                                                                                                                                  jump = 0;
                       branch = 0;
                       alucontrol = 3'h1;
                                                                            memtoreg = 0;
memwrite = 0;
branch = 0;
                       alusrc = 1;
regdst = 0;
                       regwrite = 1;
                                                                             alucontrol = 3'h1;
                                                                                                         106 endmodule
                       jump = 0;
                                                                            alusrc = 1;
regdst = 0;
             6'b100011: //lw
                                                                             regwrite = 1;
                                                                            jump = 0;
                      memtoreg = 1;
memwrite = 0;
                                                                   6'b000000: //add
                       branch = 0;
                       alucontrol =
                                      3'h1;
                                                                            memtoreg = 0;
memwrite = 0;
                       alusrc = 1;
```