# 寄存器文件

#### 朱河勤 PB16030899

### 2017年11月30日

### 目录

1	实验目的	1
2	设备外设	2
3	要求         3.1 16*16寄存器文件	<b>2</b> 2
4	实验结果	2
5	实验分析	3
6	思考题	3
7	源代码	3
8	模块划分	13
	1 实验目的	
1	熟练掌握时序逻辑电路的设计方法	
2	掌握寄存器文件的实现原理	
3	掌握数码管动态扫描实现方法	

#### 2 设备外设

时钟(20MHz)、拨动开关(4个,输入,地址选择)、八段码(4个)


#### 3 要求

16\*16寄存器文件

- \* 用模块化设计,实现16\*16bit的寄存器文件
- \* 具备2组读端口及1组写端口
- \* 通过读端口可从015号的任意地址读取数据
- \* 通过写端口可向015号的任意地址写入数据
- \* 读写端口为全双工的工作方式
- \* 015号寄存器的复位初值依次为: "0x0000,0x1100,0x2200,...,0xFF00"
- \* 通过1组读端口及写端口,所有寄存器的值每0.5s秒钟加1
- \* 通过拨动开关做为另1组读端口地址输入,将读出结果以16进制显示在 七段数码管上

#### 4 实验结果

成功满足要求,能够时分复用降频,能写入读出,并有异步复位功能。 仿真结果



#### 5 实验分析

- 1 由于一次只能亮一个八段码, 所以要想到分频时分复用
- 2 由于每0.5秒一次, 所以要有个计数器来计数100000000
- **3** 我犯了一个错误,没计算就直接用20位的reg来储存10000000, 结果溢出,导致不能加1,所以要吸取教训
- 4 实验仿真也不能拘泥,比如仿真时,要检查去毛刺模块,可以把时钟周 期数改小

#### 6 思考题

对于我的寄存器文件,由于我在写的时候判断是否在读,如果在读,则不写。所以我的寄存器文件在读时不会写。

#### 7 源代码

```
// top
module top(
        input clk,rst_n, [3:0] addr_r,//bt
        output [2:0] sel,[7:0] tuple
    );

wire [15:0] out;
wire [1:0] clock;
wire [15:0] inc_data;
wire [15:0] port;
wire [3:0] addr_w;
wire w_en;

// debounce (clk,rst_n,bt,w_en);
underclocking i1(clk,clock);
reg_16_16 i2(rst_n,clk,w_en,addr_r, addr_w, port, out,inc_data);
```

```
//
      regfile i5( rst_n ,clk,0,addr_r, addr_w, port, out,inc_data);
    seg i3(clk,rst_n,out,clock,tuple,sel);
    inc i4(clk,rst_n,inc_data,port,addr_w,w_en);
endmodule
//时分复用
module underclocking(
    input clk,
    output [2:1] clock_out
    );
    reg [18:1] count2;
    reg [2:1]clock;
    initial begin count2=0; clock=0; end
    assign clock_out = clock;
    always@(negedge clk )
//
              if(rst_n);
//
                  begin
//
                  count2<=0;</pre>
//
                  end
//
              else
             if(count2==18'd100000)
                begin
                     count2<=18'd0;
                     clock<=clock+2'd1;</pre>
                end
            else count2<=count2+18'd1;</pre>
endmodule
//寄存器文件
```

```
module reg_16_16(
    input rst_n ,clk,w_en,[3:0] addr_r,[3:0] addr_w,[15:0] port,
            reg[15:0] port_reg,reg[15:0] inc_data
    );
    reg [15:0] reg0;
    reg [15:0] reg1;
    reg [15:0] reg2;
    reg [15:0] reg3;
    reg [15:0] reg4;
    reg [15:0] reg5;
    reg [15:0] reg6;
    reg [15:0] reg7;
    reg [15:0] reg8;
    reg [15:0] reg9;
    reg [15:0] reg10;
    reg [15:0] reg11;
    reg [15:0] reg12;
    reg [15:0] reg13;
    reg [15:0] reg14;
    reg [15:0] reg15;
   initial begin
           reg0 = 16'h0000;
           reg1 = 16'h1100;
           reg2 = 16'h2200;
           reg3 = 16'h3300;
           reg4 = 16'h4400;
           reg5 = 16'h5500;
           reg6 = 16'h6600;
           reg7 = 16'h7700;
```

```
reg8 = 16'h8800;
       reg9 = 16'h9900;
       reg10 = 16'hAA00;
       reg11 = 16'hBB00;
       reg12 = 16'hCC00;
       reg13 = 16'hDD00;
       reg14 = 16'hEE00;
       reg15 = 16'hFF00;
  end
always@(posedge clk,negedge rst_n)
    if(~rst_n )
        begin
            reg0 = 16'h0000;
            reg1 = 16'h1100;
            reg2 = 16'h2200;
            reg3 = 16'h3300;
            reg4 = 16'h4400;
            reg5 = 16'h5500;
            reg6 = 16'h6600;
            reg7 = 16'h7700;
            reg8 = 16'h8800;
            reg9 = 16'h9900;
            reg10 = 16'hAA00;
            reg11 = 16'hBB00;
            reg12 = 16'hCC00;
            reg13 = 16'hDD00;
            reg14 = 16'hEE00;
            reg15 = 16'hFF00;
        end
always@(*)
        case(addr_r)
            0: port_reg<= reg0;</pre>
            1: port_reg<= reg1;
```

```
2: port_reg<= reg2;</pre>
            3: port_reg<= reg3;</pre>
            4: port_reg<= reg4;
            5: port_reg<= reg5;</pre>
            6: port_reg<= reg6;
            7: port_reg<= reg7;</pre>
            8: port_reg<= reg8;
            9: port_reg<= reg9;
            10: port_reg<= reg10;</pre>
            11: port_reg<= reg11;</pre>
            12: port_reg<= reg12;</pre>
            13: port_reg<= reg13;</pre>
            14: port_reg<= reg14;</pre>
            15: port_reg<= reg15;</pre>
       endcase
always@(*)
       case(addr_w)
            0: inc_data<= reg0;</pre>
            1: inc_data<= reg1;
            2: inc_data<= reg2;</pre>
            3: inc_data<= reg3;</pre>
            4: inc_data<= reg4;
            5: inc_data<= reg5;</pre>
            6: inc_data<= reg6;
            7: inc_data<= reg7;</pre>
            8: inc_data<= reg8;
            9: inc_data<= reg9;
            10: inc_data<= reg10;</pre>
            11: inc_data<= reg11;</pre>
            12: inc_data<= reg12;</pre>
            13: inc_data<= reg13;</pre>
            14: inc_data<= reg14;</pre>
            15: inc_data<= reg15;</pre>
```

//八段码

endcase

```
always@(posedge clk)
             if(w_en)
             case(addr_w)
                 0: reg0 <= port;</pre>
                 1: reg1 <= port;
                 2: reg2 <= port;
                 3: reg3 <= port;
                 4: reg4 <= port;
                 5: reg5 <= port;
                 6: reg6 <= port;
                 7: reg7 <= port;
                 8: reg8 <= port;
                 9: reg9 <= port;
                 10: reg10 <= port;</pre>
                 11: reg11 <= port;
                 12: reg12 <= port;
                 13: reg13 <= port;</pre>
                 14: reg14 <= port;
                 15: reg15 <= port;
           endcase
endmodule
module seg(
        input clk,rst_n,[15:0] data,[2:1] clock,
        output reg [7:0] out,reg [2:0] sel
        );
```

```
always@(*)
        case(clock)
        2'b00: begin sel=3'b000;
                case(data[3:0])
                     0:out<=8'b1100_0000;
                     1:out<=8'b1111_1001;
                     2:out<=8'b1010_0100;
                     3:out<=8'b1011_0000;
                     4:out<=8'b1001_1001;
                     5:out<=8'b1001_0010;
                     6:out<=8'b1000_0010;
                     7:out<=8'b1101_1000;
                     8:out<=8'b1000_0000;
                     9:out<=8'b1001_0000;
                     10:out<=8'b1000_1000;
                     11:out<=8'b1000_0011;
                     12:out<=8'b1100_0110;
                     13:out<=8'b1010_0001;
                     14:out<=8'b1000_0110;
                     15:out<=8'b1000_1110;
                 endcase
                end
        2'b01: begin sel=3'b001;
                case(data[7:4])
                     0:out<=8'b1100_0000;
                     1:out<=8'b1111_1001;
                     2:out<=8'b1010_0100;
                     3:out<=8'b1011_0000;
                     4:out<=8'b1001_1001;
                     5:out<=8'b1001_0010;
                     6:out<=8'b1000_0010;
                     7:out<=8'b1101_1000;
                     8:out<=8'b1000_0000;
```

```
9:out<=8'b1001_0000;
             10:out<=8'b1000_1000;
             11:out<=8'b1000_0011;
             12:out<=8'b1100_0110;
             13:out<=8'b1010_0001;
             14:out<=8'b1000_0110;
             15:out<=8'b1000_1110;
         endcase
        end
2'b10: begin sel=3'b010;
        case(data[11:8])
             0:out<=8'b1100_0000;
             1:out<=8'b1111_1001;
             2:out<=8'b1010_0100;
             3:out<=8'b1011_0000;
             4:out<=8'b1001_1001;
             5:out<=8'b1001_0010;
             6:out<=8'b1000_0010;
             7:out<=8'b1101_1000;
             8:out<=8'b1000_0000;
             9:out<=8'b1001_0000;
             10:out<=8'b1000_1000;
             11:out<=8'b1000_0011;
             12:out<=8'b1100_0110;
             13:out<=8'b1010_0001;
             14:out<=8'b1000_0110;
             15:out<=8'b1000_1110;
         endcase
        end
2'b11: begin sel=3'b011;
        case(data[15:12])
             0:out<=8'b1100_0000;
             1:out<=8'b1111_1001;
```

2:out<=8'b1010\_0100;

```
3:out<=8'b1011_0000;
                             4:out<=8'b1001_1001;
                             5:out<=8'b1001_0010;
                             6:out<=8'b1000_0010;
                             7:out<=8'b1101_1000;
                             8:out<=8'b1000_0000;
                             9:out<=8'b1001_0000;
                             10:out<=8'b1000_1000;
                             11:out<=8'b1000_0011;
                             12:out<=8'b1100_0110;
                             13:out<=8'b1010_0001;
                             14:out<=8'b1000_0110;
                             15:out<=8'b1000_1110;
                         endcase
                        end
               endcase
endmodule
//计数增加
module inc(
    input clk,rst_n, [15:0] in,
    output reg [15:0] out,
    output reg [3:0] addr,reg w_en
    );
    reg [19:0] cnt;
    parameter total_times=10_000_000; //clk_20mhz
                                                     0.5s
    initial begin
```

```
cnt = 20'd16;
    w_en=0;
    addr=0;

end

always@(posedge clk,negedge rst_n)
    if(~rst_n||cnt==total_times)cnt=0;
    else begin cnt=cnt+1; addr=cnt[3:0]; end

always @(posedge clk)
    if(cnt>15)
        w_en<=0;
    else w_en<=1;
    always @(*) out =in +1;
endmodule</pre>
```

## 8 模块划分

