MIPS Reference Data

| À |
|---|
|) |
| |

ODGODE

(1)

| CORE INSTRUCTI | ON SE | Т | | | OPCODE |
|--------------------------------|---------|-------|--|---------|--------------------------------|
| | | FOR- | | | / FUNCT |
| NAME, MNEMO | | MAT | | (1) | (Hex) 0 / 20 _{hex} |
| Add | add | R | R[rd] = R[rs] + R[rt] | | |
| Add Immediate | addi | I | R[rt] = R[rs] + SignExtImm | (1,2) | 8 _{hex} |
| Add Imm. Unsigned | | I | R[rt] = R[rs] + SignExtImm | (2) | 9 _{hex} |
| Add Unsigned | addu | R | R[rd] = R[rs] + R[rt] | | 0 / 21 _{hex} |
| And | and | R | R[rd] = R[rs] & R[rt] | | $0/24_{ m hex}$ |
| And Immediate | andi | I | R[rt] = R[rs] & ZeroExtImm | (3) | c_{hex} |
| Branch On Equal | beq | I | if(R[rs]==R[rt]) PC=PC+4+BranchAddr. | (4) | 4 _{hex} |
| Branch On Not Equa | bne | I | if(R[rs]!=R[rt]) PC=PC+4+BranchAddr | (4) | 5 _{hex} |
| Jump | j | J | PC=JumpAddr | (5) | 2_{hex} |
| Jump And Link | jal | J | R[31]=PC+8;PC=JumpAddr | (5) | 3_{hex} |
| Jump Register | jr | R | PC=R[rs] | | 0 / 08 _{hex} |
| Load Byte Unsigned | lbu | I | R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)} | (2) | 24 _{hex} |
| Load Halfword Unsigned | lhu | I | R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)} | (2) | 25 _{hex} |
| Load Linked | 11 | I | R[rt] = M[R[rs] + SignExtImm] | (2,7) | 30_{hex} |
| Load Upper Imm. | lui | I | $R[rt] = \{imm, 16'b0\}$ | | f_{hex} |
| Load Word | lw | I | R[rt] = M[R[rs] + SignExtImm] | (2) | 23 _{hex} |
| Nor | nor | R | $R[rd] = \sim (R[rs] \mid R[rt])$ | | 0 / 27 _{hex} |
| Or | or | R | $R[rd] = R[rs] \mid R[rt]$ | | 0 / 25 _{hex} |
| Or Immediate | ori | I | R[rt] = R[rs] ZeroExtImm | (3) | d_{hex} |
| Set Less Than | slt | R | R[rd] = (R[rs] < R[rt]) ? 1 : 0 | | 0 / 2a _{hex} |
| Set Less Than Imm. | slti | I | R[rt] = (R[rs] < SignExtImm)? 1 | : 0 (2) | a _{hex} |
| Set Less Than Imm. Unsigned | sltiu | I | R[rt] = (R[rs] < SignExtImm) ? 1:0 | (2,6) | b_{hex} |
| Set Less Than Unsig. | sltn | R | R[rd] = (R[rs] < R[rt]) ? 1 : 0 | | 0 / 2b _{hex} |
| Shift Left Logical | sll | R | $R[rd] = R[rt] \ll shamt$ | (0) | 0 / 00 _{hex} |
| Shift Right Logical | srl | R | R[rd] = R[rt] >> shamt | | 0 / 02 _{hex} |
| Silit Right Logical | 211 | | M[R[rs]+SignExtImm](7:0) = | | |
| Store Byte | sb | I | R[rt](7:0) | (2) | 28 _{hex} |
| Store Conditional | sc | I | M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0 | (2,7) | 38 _{hex} |
| Store Halfword | sh | I | M[R[rs]+SignExtImm](15:0) = R[rt](15:0) | (2) | $29_{ m hex}$ |
| Store Word | sw | I | M[R[rs]+SignExtImm] = R[rt] | (2) | 2b _{hex} |
| Subtract | sub | R | R[rd] = R[rs] - R[rt] | (1) | 0 / 22 _{hex} |
| Subtract Unsigned | subu | R | R[rd] = R[rs] - R[rt] | | 0 / 23 _{hex} |
| | | | se overflow exception | 11 | |
| | (2) Sig | nExtl | $mm = \{ 16 \{immediate[15]\}, immediate[15] \}$ | agiate | |

- (2) SignExtImm = { 16{immediate[15]}, immediate }
- (3) ZeroExtImm = { 16{1b'0}, immediate }
- (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }
- (5) $JumpAddr = \{ PC+4[31:28], address, 2'b0 \}$
- (6) Operands considered unsigned numbers (vs. 2's comp.)
- (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

BASIC INSTRUCTION FORMATS

| R | opcode | rs , | rt | rd | shamt | funct |
|---|--------|-------|-------|---------|----------|-------|
| | 31 26 | 25 21 | 20 16 | 15 11 | 10 6 | 5 0 |
| I | opcode | rs | rt | | immediat | e |
| | 31 26 | 25 21 | 20 16 | 15 | | 0 |
| J | opcode | | | address | | |
| | 31 26 | 25 | - | | | 0 |

ARITHMETIC CORE INSTRUCTION SET

| ARITHMETIS CO | HE INS | Inu | CHON SET (2) | OFCODE |
|---------------------|--------|-----|---|-----------|
| | | | O | / FMT /FT |
| | | FOR | - | / FUNCT |
| NAME, MNEMO | ONIC | MAT | OPERATION | (Hex) |
| Branch On FP True | bclt | FI | if(FPcond)PC=PC+4+BranchAddr (4) | 11/8/1/ |
| Branch On FP False | bclf | FI | if(!FPcond)PC=PC+4+BranchAddr(4) | 11/8/0/ |
| Divide | div | R | Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] | 0//-1a |
| Divide Unsigned | divu | R | Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6) | 0///1b |
| FP Add Single | add.s | FR | F[fd] = F[fs] + F[ft] | 11/10//0 |
| FP Add | add.d | FR | ${F[fd],F[fd+1]} = {F[fs],F[fs+1]} +$ | 11/11//0 |
| Double | add.d | ТК | {F[ft],F[ft+1]} | 11/11//0 |
| FP Compare Single | c.x.s* | FR | FPcond = (F[fs] op F[ft]) ? 1 : 0 | 11/10//y |
| FP Compare | c.x.d* | FR | $FPcond = (\{F[fs], F[fs+1]\} op$ | 11/11//v |
| Double | • | | $\{F[f],F[f+1]\}\)?1:0$ | |
| | | | ==, <, or <=) (y is 32, 3c, or 3e) | 11/10//3 |
| FP Divide Single | div.s | FK | F[fd] = F[fs] / F[ft] | 11/10//3 |
| FP Divide Double | div.d | FR | ${F[fd],F[fd+1]} = {F[fs],F[fs+1]} /$ | 11/11//3 |
| FP Multiply Single | mul.s | FR | $\{F[ft],F[ft+1]\}$ $F[fd] = F[fs] * F[ft]$ | 11/10//2 |
| FP Multiply Single | muı.s | | $\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} *$ | |
| Double | mul.d | FR | {F[ft],F[ft+1]} | 11/11//2 |
| FP Subtract Single | sub.s | FR | F[fd]=F[fs] - F[ft] | 11/10//1 |
| FP Subtract | Sub.S | | $\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\}$ | |
| Double | sub.d | FR | {F[ft],F[ft+1]} | 11/11//1 |
| Load FP Single | lwc1 | 1 | F[rt]=M[R[rs]+SignExtImm] (2) | 31// |
| Load FP | IWCI | | F[rt]=M[R[rs]+SignExtImm]; (2) | |
| Double | ldcl | I | F[rt+1]=M[R[rs]+SignExtImm+4] | 35// |
| Move From Hi | mfhi | R | R[rd] = Hi | 0 ///10 |
| Move From Lo | mflo | R | R[rd] = Lo | 0 ///12 |
| Move From Control | mfc0 | R | R[rd] = CR[rs] | 10 /0//0 |
| Multiply | mult | R | $\{Hi,Lo\} = R[rs] * R[rt]$ | 0///18 |
| Multiply Unsigned | multu | R | $\{Hi, Lo\} = R[rs] * R[rt] $ (6) | 0///19 |
| Shift Right Arith. | sra | R | R[rd] = R[rt] >>> shamt | 0///3 |
| Store FP Single | swcl | I | M[R[rs]+SignExtImm] = F[rt] (2) | 39// |
| Store FP | | | M[R[rs]+SignExtImm] = F[rt]; (2) | |
| Double | sdcl | I | M[R[rs]+SignExtImm+4] = F[rt+1] | 3d// |
| | | | | |

OPCODE

FLOATING-POINT INSTRUCTION FORMATS

| FR | opo | code | fmt | ft | | fs | fd | funct |
|----|-----|-------|-----|------|-------|----|-----------|-------|
| | 31 | 26 25 | 5 2 | 1 20 | 16 15 | 11 | 10 6 | 5 0 |
| FI | opo | code | fmt | ft | | | immediate | e |
| | 31 | 26 25 | 5 2 | 1 20 | 16 15 | | | 0 |

PSEUDOINSTRUCTION SET

| NAME | MNEMONIC | OPERATION |
|------------------------------|----------|----------------------------------|
| Branch Less Than | blt | if(R[rs] < R[rt]) PC = Label |
| Branch Greater Than | bgt | if(R[rs]>R[rt]) PC = Label |
| Branch Less Than or Equal | ble | $if(R[rs] \le R[rt]) PC = Label$ |
| Branch Greater Than or Equal | bge | $if(R[rs] \ge R[rt]) PC = Label$ |
| Load Immediate | li . | R[rd] = immediate |
| Move | move | R[rd] = R[rs] |

REGISTER NAME, NUMBER, USE, CALL CONVENTION

| NAME NUMBER | | USE | PRESERVEDACROSS |
|---------------|-------|--|-----------------|
| | | 100.000,0000 | A CALL? |
| \$zero | 0 | The Constant Value 0 | N.A. |
| \$at | 1 | Assembler Temporary | No |
| \$v0-\$v1 2-3 | | Values for Function Results and Expression Evaluation | No |
| \$a0-\$a3 | 4-7 | Arguments | No |
| \$t0-\$t7 | 8-15 | Temporaries | No |
| \$s0-\$s7 | 16-23 | Saved Temporaries | Yes |
| \$t8-\$t9 | 24-25 | Temporaries | No |
| \$k0-\$k1 | 26-27 | Reserved for OS Kernel | No |
| \$gp | 28 | Global Pointer | Yes |
| \$sp | 29 | Stack Pointer | Yes |
| \$fp | 30 | Frame Pointer | Yes |
| \$ra | 31 | Return Address | Yes |

ODCODES BASE CONVEDSION ASCIL SYMBOLS

| OPCOL | DES, BASI | E CONVER | RSION, | ASCII | SYMB | OLS | | \circ | |
|---------|-----------|----------------------|--------------------|-------|-------|------------|-------|---------|----------|
| MIPS | (1) MIPS | (2) MIPS | Γ | | | ASCII | n . | Hexa- | ASCII |
| opcode | funct | funct | Binary | Deci- | deci- | Char- | Deci- | deci- | Char- |
| (31:26) | (5:0) | (5:0) | | mal | mal | acter | mal | mal | acter |
| (1) | sll | add.f | 00 0000 | 0 | 0 | NUL | 64 | 40 | (a) |
| () | | sub.f | 00 0001 | | 1 | SOH | 65 | 41 | Ã |
| j | srl | mul.f | 00 0010 | | 2 | STX | 66 | 42 | В |
| jal | sra | div.f | 00 0011 | 3 | 3 | ETX | 67 | 43 | C |
| beq | sllv | sgrt.f | 00 0100 | 4 | 4 | EOT | 68 | 44 | D |
| bne | | abs.f | 00 0101 | 5 | 5 | ENQ | 69 | 45 | E |
| blez | srlv | mov.f | 00 0110 | 6 | 6 | ACK | 70 | 46 | F |
| bgtz | srav | neg.f | 00 0111 | 7 | 7 | BEL | 71 | 47 | G |
| addi | jr | | 00 1000 | 8 | 8 | BS | 72 | 48 | H |
| addiu | jalr | | 00 1001 | 9 | 9 | HT | 73 | 49 | Ι. |
| slti | movz | | 00 1010 | 10 | a | LF | 74 | 4a | J |
| sltiu | movn | | 00 1011 | 11 | b | VT | 75 | 4b | K |
| andi | syscall | round.w.f | 00 1100 | | С | FF | 76 | 4c | L |
| ori | break | trunc.w.f | 00 1101 | 13 | d | CR | 77 | 4d | M |
| xori | | $\mathtt{ceil.w.} f$ | 00 1110 | | . е | SO | 78 | 4e | N |
| lui | sync | floor.w.f | 00 1111 | 15 | f | . SI | 79 | 4f | O |
| | mfhi | | 01 0000 | | 10 | DLE | 80 | 50 | P |
| (2) | mthi | | 01 0001 | 17 | 11 | DC1 | 81 | 51 | Q |
| | mflo | movz.f | 01 0010 | | 12 | DC2 | 82 | 52 | R |
| | mtlo | movn.f | 01 0011 | 19 | 13 | DC3 | 83 | 53 | S |
| | • | | 01 0100 | | 14 | DC4 | 84 | 54 | T |
| | | | 01 0101 | 21 | 15 | NAK | 85 | 55 | U |
| | | | 01 0110 | | 16 | SYN | 86 | 56 | V |
| | | | 01 0111 | 23 | 17 | ETB | 87 | 57 | W |
| | mult | | 01 1000 | | . 18 | CAN | 88 | 58 | X |
| | multu | | 01 1001 | 25 | 19 | EM | 89 | 59 | Y |
| | div | | 01 1010 | | 1a | SUB | 90 | 5a | Z |
| | divu | | 01 1011 | 27 | 1b | ESC | 91 | 5b | [|
| | | | 01 1100 | | 1c | FS | 92 | 5c | 1 |
| | | | 01 1101 | 29 | 1d | GS | 93 | 5d |] |
| | | | 01 1110 | | 1e | RS | 94 | 5e | ^ |
| | | | 01 1111 | 31 | 1f | US | 95 | 5f | |
| 1b | add | cvt.s.f | 10 0000 | | 20 | Space | 96 | 60 | • |
| 1h | addu | cvt.d.f | 10 0001 | 33 | 21 | . ! | 97 | 61 | a |
| lwl | sub | | 10 0010 | 34 | 22 | " | 98 | 62 | ь |
| lw | subu | | 10 0011 | 35 | 23 | # | 99 | 63 | С |
| lbu | and | cvt.w.f | 10 0100 | 36 | 24 | \$ | 100 | 64 | d |
| lhu | or | | 10 0101 | 37 | 25 | % | 101 | 65 | e |
| lwr | xor | | 10 0110 | 38 | 26 | & | 102 | 66 | f |
| | nor | | 10 0111 | 39 | 27 | | 103 | 67 | g |
| sb | | | 10 1000 | 40 | 28 | (| 104 | 68 | h |
| sh | | | 10 1001 | 41 | 29 |) | 105 | 69 | i |
| swl | slt | | 10 1010 | 42 | 2a | * | 106 | 6a | j |
| SW. · | sltu | | 10 1011 | 43 | 2b | + | 107 | 6b | k |
| | | | 10 1100 | 44 | 2c | , | 108 | 6c | 1 |
| | | 100 | 10 1101 | 45 | 2d | - | 109 | -6d | m |
| swr | | | 10 1110 | 46 | 2e | ; | 110 | 6e | n |
| cache | | | 10 1111 | 47 | 2f | / | 111 | 6f | 0 |
| 11 | tge | c.f.f | 11 0000 | 48 | 30 | 0 | 112 | 70 | p |
| lwcl | tgeu | c.un.f | 11 0001 | 49 | 31 | 1 | 113 | 71 | q |
| lwc2 | tlt | c.eq.f | 11 0010 | 50 | 32 | 2 | 114 | 72 | r |
| pref | tltu | c.ueq.f | 11 0011 | 51 | 33 | 3 | 115 | 73 | S |
| | teq | c.olt.f | 11 0100 | 52 | 34 | 4 | 116 | 74 | t |
| ldc1 | | c.ult.f | 11 0101 | 53 | 35 | 5 | 117 | 75 | u |
| ldc2 | tne | c.ole.f | 11 0110 | 54 | | . 6 | 118 | 76 | V |
| | | c.ule.f | 11 0111 | 55 | 37 | 7 | 119 | 77 | w |
| SC1 | | c.sf.f | 11 1000 | 56 | 38 | 8 | 120 | 78 | x |
| swc1 | | c.ngle.f | 11 1001 | . 57 | 39 | 9 | 121 | 79 | У |
| swc2 | | c.seq.f | 11 1010 | 58 | 3a | : | 122 | 7a | Z |
| | | c.ngl.f | 11 1011 | 59 | 3b | ; | 123 | 7b | |
| ada1 | | c.lt.f | 11 1100 | 60 | 3c | | 124 | 7c | |
| sdc1 | | c.nge.f | 11 1101 | 61 | 3d | = | 125 | 7d | } |
| sdc2 | | c.le.f | 11 1110 11 1111 | 62 | 3e | > | 126 | 7e | ~ DEI |
| | | c.ngt.f | 11 1111 | 63 | 3f | ? | 127 | 7f | DEL |

(1) opcode(31:26) == 0

IEEE 754 FLOATING-POINT STANDARD

(3)


 $(-1)^{S} \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ where Single Precision Bias = 127,

Double Precision Bias = 1023.

IEEE 754 Symbols Exponent Fraction Object ± 0 0 ≠0 ± Denorm 1 to MAX - 1 anything ± Fl. Pt. Num. MAX MAX NaN S.P. MAX = 255, D.P. MAX = 2047

IEEE Single Precision and Double Precision Formats:


| S | Exponent | | Fraction | |
|----|----------|-------|---|----|
| 31 | 30 2 | 3 22 | *************************************** | 0 |
| S | Exponent | | Fraction | 75 |
| 63 | 62 | 52 51 | | 0 |



DATA ALIGNMENT

| Word | | | | Word | | | |
|----------------|------|------|------|----------|------|----------|------|
| Halfword Halfw | | word | Half | Halfword | | Halfword | |
| Byte | Byte | Byte | Byte | Byte | Byte | Byte | Byte |

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

EXCEPTION CODES

| Number | Name | Cause of Exception | Number | Name | Cause of Exception |
|--------|------|---|--------|------|-----------------------------------|
| 0 | Int | Interrupt (hardware) | 9 | Bp | Breakpoint Exception |
| 4 | AdEL | Address Error Exception (load or instruction fetch) | | RI | Reserved Instruction Exception |
| 5 | AdES | Address Error Exception (store) | 11 | CpU | Coprocessor Unimplemented |
| 6 ' | IBE | Bus Error on Instruction Fetch | 12 | Ov | Arithmetic Overflow Exception |
| 7 | DBE | Bus Error on Load or Store | 13 | Tr | Trap |
| 8 | Sys | Syscall Exception | 15 | FPE | Floating Point Exception |

SIZE PREFIXES (10^x for Disk, Communication; 2^x for Memory)

| | PRE- | | PRE- | | PRE- | | PRE- |
|-------------------|-------|------------------------------------|--------|------------------|--------|-------------------|--------|
| SIZE | FIX | SIZE | FIX | SIZE | FIX | SIZE | FIX |
| $10^3, 2^{10}$ | Kilo- | 10 ¹⁵ , 2 ⁵⁰ | Peta- | 10 ⁻³ | milli- | 10 ⁻¹⁵ | femto- |
| $10^6, 2^{20}$ | Mega- | $10^{18}, 2^{60}$ | Exa- | 10 ⁻⁶ | micro- | 10 ⁻¹⁸ | atto- |
| $10^9, 2^{30}$ | Giga- | 10 ²¹ , 2 ⁷⁰ | Zetta- | 10-9 | nano- | 10-21 | zepto- |
| $10^{12}, 2^{40}$ | Tera- | $10^{24}, 2^{80}$ | Yotta- | 10-12 | pico- | 10-24 | yocto- |

The symbol for each prefix is just its first letter, except μ is used for micro.

⁽²⁾ opcode(31:26) == 17_{ten} (11_{hex}); if fmt(25:21)== 16_{ten} (10_{hex}) f = s (single); if $fmt(25:21) = 17_{ten} (11_{hex}) f = d (double)$