

# ARM嵌入式系统的DNN性能优化

张先轶 PerfXLab澎峰科技 xianyi@perfxlab.com

#### PerfXLab澎峰科技


- AI+计算
- 深度学习
  - 服务器 + 嵌入式终端
  - 框架: PerfNet (基于mxnet)
  - 性能库: PerfDNN
    - x86, ARM, POWER
    - 支持低精度
- PerfCV
  - 基本CV类功能(cvt\_color, resize...)
- OpenBLAS




#### BDTC 2016中国大数据技术大会 Big Data Technology Conference 2016

#### Deep Learning


- 大数据+大计算
- Alexnet
  - Conv layer ->BLAS
  - FC layer -> BLAS



#### **GPU Forward Time Distribution**





#### **CPU Forward Time Distribution**



#### 什么是BLAS?

- Basic Linear Algebra Subprograms
- 基本线性代数子程序
  - BLAS3级: 矩阵-矩阵
  - BLAS2级: 矩阵-向量
  - BLAS1级: 向量-向量





#### **OpenBLAS**

- 2011年,forked from GotoBLAS2
- 全球最好的开源矩阵计算库
- 2016 中国计算机学会科技进步二等奖
- 进入主流Linux发行版
- 进入OpenHPC套件












#### **OpenBLAS**

- 支持主流CPU处理器
  - Intel, AMD
  - ARM, AArch64
  - MIPS, 龙芯
  - IBM POWER
- 支持常见操作系统
  - Linux
  - Windows
  - Mac OSX
  - FreeBSD
  - Android

## OpenBLAS用户
























## OpenBLAS性能

Intel Sandy Bridge



### OpenBLAS性能

• 龙芯3A





Figure 11. Multi-threaded Level 3 BLAS Performance (NP=4)

C:MxN


A:MxK

B: KxN



- 简单实现: ijk三重循环
- 分块
  - 提高Cache利用率
  - 怎么分块?

• N方向分块







C: MxNc

A: MxK


B: KxNc



+=



K方向分块



**GEPP** 


C: MxNc

A: MxKc


B: Kc x Nc

+=


- B部分打包,连续存储
  - 降低cache miss




• M方向分块



- GEBP
- A打包



- 核心汇编优化
  - 寄存器分块
  - SIMD指令
  - 指令流水线优化,循环展开,重排,预取



#### BLAS性能优化流派


- 自动调优Auto-tuning
  - ATLAS
  - 快速开发和移植
  - 性能??
- 手工核心汇编
  - GotoBLAS/OpenBLAS
  - 性能好
  - 新架构?
- Auto-tuning生成高效汇编代码??

#### **AUGEM**

- Automatically Generate Efficient Matrix kernel
- 目标:自动生成BLAS中高效汇编
- 支持x86 ISA
  - SSE, AVX, AVX 2.0
- 支持ARMv7 ISA
  - Neon

#### **AUGEM**

- 基于Template
  - 隐含手工优化知识
- 输入
  - BLAS Kernel功能描述
- 输出
  - 高性能汇编



#### C级别Kernel优化

```
Input simple C code of gemm kernel
void gemmkernel(int Mc, int Nc, int Kc, double alpha, \
    double *A, double *B, double *C, int LDC) {
1.
     int i, j, l;
2.
      double res, tmp1, tmp2, tmp3;
3.
      for (j = 0; j < Nc; j += 1) {
4.
          for (i = 0; i < Mc; i += 1)
              res = 0:
6.
              for (l = 0; l < Kc; l += 1)
7.
                  tmp1 = A[l * Mc + i];
8.
                  tmp2 = B[i * Kc + l];
9.
                  tmp3 = tmp1 * tmp2;
10.
                  res = res + tmp3;
11.
12.
              res = res * alpha;
13.
              tmp1 = C[j * LDC + i];
14.
              res = res + tmp1;
15.
              C[i * LDC + i] = res;
}}}
```

#### Output Optimized C code of gemm kernel

```
void gemmkernel (int Mc, int Nc, int Kc, double alpha, \
    double *A, double *B, double *C, int LDC) {
1. int i, j, l,...variables declaration;
    for (j = 0; j < Nc; j += 2)
        ptr A = A; ptr C0 = C; ptr C1 = C + LDC;
3.
        pre B = B + 2 * Kc;
4.
5.
        for (i = 0; I < MC; I += 2) {
6.
            Prefetch(pre B); ptr B = B;
7.
            res0 = 0; res1 = 0; res2 = 0; res3 = 0;
8.
            for (l = 0; l < Kc; l += 4)
9.
                 Prefetch(ptr_A+PREDIS);
                 tmp0 = ptr_A[0];
10.
11.
                 tmp1 = ptr_B[0];
12.
                 tmp2 = tmp0 * tmp1;
13.
                 res0 = res0 + tmp2;
14.
                 tmp0 = ptr_A[1];
15.
                 tmp1 = ptr B[0];
16.
                 tmp2 = tmp0 * tmp1;
17.
                 res1 = res1 + tmp2;
18.
19.
                 ptr A += 4; ptr B += 4;
20.
            } ...cleanup code for loop l
21.
            res0 = res0 * alpha; res1 = res1 * alpha; ...
22.
            tmp0 = C[j * LDC + i];
23.
            res0 = res0 + tmp0:
24.
            C[j * LDC + i] = res0;
25.
26.
          }...cleanup code for loop i
}}
```

### Template识别

```
Output Optimized C code of gemm kernel
void gemmkernel (int Mc, int Nc, int Kc, double alpha, \
    double *A, double *B, double *C, int LDC) {
   int i, j, l,...variables declaration;
    for (i = 0; i < Nc; i += 2)
        ptr A = A; ptr C0 = C; ptr C1 = C + LDC;
3.
4.
        pre B = B + 2 * Kc;
5.
        for (i = 0; I < MC; I += 2) {
6.
            Prefetch(pre B); ptr B = B;
7.
            res0 = 0; res1 = 0; res2 = 0; res3 = 0;
8.
            for (l = 0; l < Kc; l += 4) {
                Prefetch(ptr A+PREDIS);
9.
                tmp0 = ptr_A[0];
10.
11.
                tmp1 = ptr B[0];
12.
                tmp2 = tmp0 * tmp1;
                res0 = res0 + tmp2;
13.
14.
                tmp0 = ptr_A[1];
                tmp1 = ptr_B[0];
15.
                tmp2 = tmp0 * tmp1;
16.
17.
                res1 = res1 + tmp2;
18.
19.
                ptr_A += 4; ptr_B += 4;
20.
            } ...cleanup code for loop l
            res0 = res0 * alpha; res1 = res1 * alpha; ...
21.
22.
            tmp0 = C[j * LDC + i];
23.
            res0 = res0 + tmp0;
            C[i * LDC + i] = res0;
24.
25.
26.
          }...cleanup code for loop i
}}
```

```
Load: tmp0 = ptr_A[0];

Load: tmp1 = ptr_B[0];

Multiply: tmp2 = tmp0 * tmp1;

Add: res0 = res0 + tmp2;
```

```
Load: tmp0 = C[j*LDC+i];
Add: res0 = res0 + tmp0;
Store: C[j*LDC+i] = res0;
```

## Template识别

- 预定义6种
  - 分为两组

Atomic Templates	Compound Templates
<pre>mmCOMP(A,idxa,B,idxb,res) 1. tmp0 = A[idxa]; 2. tmp1= B[idxb]; 3. tmp2 = tmp0 * tmp1; 4. res = res + tmp2;</pre>	<pre>mmUnrolledCOMP(A,idxa,na,B,idxb,nb,res) 1. mmCOMP(A,idxa,B,idxb,res<sub>0</sub>) 2. mmCOMP(A,idxa+1,B,idxb,res<sub>1</sub>) 3. mmCOMP(A,idxa+na-1,B,idxb,res<sub>na-1</sub>) 4 5. mmCOMP(A,idxa+na-1,B,idxb+nb-1,res<sub>(na-1)x(nb-1)</sub>)</pre>
mmSTORE(A,idx,res) 1. tmp0 = A[idx] 2. res = res + tmp0; 3. A[idx] = res;	<pre>mmUnrolledSTORE(A,idx,n,res) 1. mmSTORE(A,idx,res<sub>0</sub>) 2 3. mmSTORE(A,idx+n-1,res<sub>n-1</sub>)</pre>
<pre>mvCOMP(A,idxa,B,idxb,scal) 1. tmp0 = A[idxa]; 2. tmp1 = B[idxb]; 3. tmp0 = tmp0 * scal; 4. tmp2 =tmp1 + tmp0; 5. B[idxb] = tmp2;</pre>	<ul> <li>mvUnrolledCOMP(A,idxa,B,idxb,n,scal)</li> <li>1. mvCOMP(A,idxa,B,idxb,scal)</li> <li>2. mvCOMP(A,idxa+1,B,idxb+a,scal)</li> <li>3</li> <li>4. mvCOMP(A,idxa+n-1,B,idxb+n-1,scal)</li> </ul>

## Template优化

• SIMD向量化 es1,res2,res3))

```
mmCOMP(ptr A,0,ptr B,0,res0)
   1.tmp0 = ptr A[0];
   2.tmp1 = ptr_B[0];
   3.tmp2 = tmp0 * tmp1;
   4.res0 = res0 + tmp2;
mmCOMP(ptr A,1,ptr B,0,res1)
   1.tmp0 = ptr A[1];
   2.tmp1 = ptr B[0];
   3.tmp2 = tmp1 * tmp1;
   4.res1 = res1 + tmp2;
mmCOMP(ptr A,0,ptr B,1,res2)
   1.tmp0 = ptr A[0];
   2.tmp1 = ptr B[1];
   3.tmp2 = tmp0 * tmp1;
   4.res2 = res2 + tmp2;
mmCOMP(ptr_A,1,ptr_B,1,res3)
   1.tmp0 = ptr A[1];
   2.tmp1 = ptr_B[1];
   3.tmp2 = tmp0 * tmp1;
   4.res3 = res3 + tmp2;
```

mmUnrolledCOMP(ptr A,0,2,ptr B,0,2,(res0,r

- 1. Vld ptr A, 0, vec0
- 2. Vdup ptr\_B, 0, vec1
- 3. Vmul vec0, vec1, vec2
- 4. Vadd vec2, vec3, vec3

- 1. Vld ptr\_A, 0, vec4
- 2. Vdup ptr\_B, 1, vec5
- 3. Vmul vec4, vec5, vec6
- 4. Vadd vec6, vec7, vec7

## Template优化

- 寄存器分配
  - 根据用途分组
    - A (vec0, vec4)
    - B (vec1, vec5)
    - C (vec3, vec7)
    - 中间结果 (vec2, vec6)
  - 不考虑寄存器溢出
    - 临时保存到堆栈
    - 影响性能

- 1. Vld ptr\_A, 0, vec0
- 2. Vdup ptr\_B, 0, vec1
- 3. Vmul vec0, vec1, vec2
- 4. Vadd vec2, vec3, vec3
- 5. Vld ptr\_A, 0, vec4
- 6. Vdup ptr\_B, 1, vec5
- 7. Vmul vec4, vec5, vec6
- 8. Vadd vec6, vec7, vec7

### 汇编指令映射

- 1. Vld ptr\_A, 0, reg0
- 2. Vdup ptr\_B, 0, reg1
- 3. Vmul reg0, reg1, reg2
- 4. Vadd reg2, reg3, reg3
- 5. Vld ptr\_A, 0, reg4
- 6. Vdup ptr\_B, 1, reg5
- 7. Vmul reg4, reg5, reg6
- 8. Vadd reg6, reg7, reg7

Instructions	SSE	AVX
Vld array, offset, reg	Vld offset(array),reg	Vld offset(array),reg
Vst reg, array, offset	Vst offset(array),reg	Vst offset(array),reg
Vmul reg0,reg1,reg2 Vadd reg2,reg3,reg3	Vmov reg1,reg2 Vmul reg0,reg1 Vadd reg1,reg3	Vmul reg0,reg1,reg2 Vadd reg2,reg3,reg3





- 2. Vdup 0(ptr\_B), reg1
- 3. Vmov reg1,reg2
- 4. Vmul reg0, reg1
- 5. Vadd reg1, reg3
- 6. ..



- Vld 0(ptr\_A), reg0
- 2. Vdup 0(ptr\_B), reg1
- 3. Vmul reg0, reg1, reg2
- 4. Vadd reg2, reg3, reg3
- 5. ..

#### 汇编生成

- 将剩余代码转换成汇编
  - 循环控制
- 保持寄存器分配一致性
  - 引入reg\_table
  - 全局记录表

#### Algorithm of Template Optimizer

Input: input: template-annotated kernel in low-level C arch: architecture specification

Output: res: optimized kernel in assembly

1: res = input;

2:  $reg\_table = empty$ ;

3: reg\_free=available\_registers(arch);

4: for each annotated code region r in input do

5:  $r_annot = template_annotation(r);$ 

6:  $r1 = \text{Optimizer}[r\_annot]$  $(r, reg\_table, reg\_free, arch);$ 


7:  $res = replace \ r1 \ with \ r \ in \ res;$ 

8: end for


#### • X86平台

CPU	Intel Sandy Bridge 8C E5-2680	AMD Piledriver 6380 Processor
	$(2.7\mathrm{GHz})$	$(2.5\mathrm{GHz})$
L1d Cache	32KB	16KB
L2 Cache	256KB	2048KB
Vector Size	256-bit	256-bit
Core(s) per socket:	8	8
CPU socket(s)	2	2
Compiler	gcc-4.7.2	SAME
GotoBLAS	GotoBLAS2 1.13 BSD version	SAME
ATLAS	ATLAS 3.11.8 version	SAME
MKL	MKL 11.0 updated 2	N/A
ACML	N/A	ACML 5.3.0 version


DGEMM on Intel Sandy Bridge




DGEMM on AMD Piledriver





• DGEMV (BLAS 2级)





• DAXPY (BLAS 1级)






#### SGEMM on ARMv7

- OpenBLAS没有用向量Neon指令
- Neon SIMD指令
  - 与IEEE 754标准不一致
  - Round mode
  - 不影响深度学习应用的精度
- PerfDNN (PerfSGEMM)
  - 面向深度学习
  - conv, fc
- AUGEM增加ARM指令
  - 支持ARM特殊指令
    - vmla.f32 c, a, b[d]

#### PerfSGEMM on ARMv7


- ARM Cortex A15 (2.32GHz)
  - 单线程SGEMM
  - 性能3倍



#### PerfSGEMM on ARMv7

- 17层DNN模型
- Inference
  - 速度提高1倍

• 矩阵规模



#### 总结

- DNN性能优化
  - 基于矩阵, BLAS
- OpenBLAS
  - 最好的开源BLAS实现
  - GEMM算法
- AUGEM
  - 自动生成高效汇编
  - 与手工汇编性能可以
- PerfDNN(PerfSGEMM)
  - ARMv7,提高1倍以上

# 谢谢



BDTC 2016中国大数据技术大会 Big Data Technology Conference 2016