Function Call/Return		Operation	Notes	Clock Cycles
BL	label	LR ← return address; PC ← address of label	BL is used to sall a function	
BLX	R <sub>n</sub>	$LR \leftarrow return \ address; \ PC \leftarrow R_n$	BL is used to call a function	2.4
BX	R <sub>n</sub>	PC ← R <sub>n</sub>	BX LR is used as function return	2-4
В	label	PC ← address of label		

Load Integer Constant		Operation	Flags	Notes	Clock Cycles
ADR	R <sub>d</sub> ,label	$R_d \leftarrow address \ of \ label$		PC-4095 ≤ <i>address</i> ≤ PC+4095	
MOV{S}	R <sub>d</sub> , constant	$R_d \leftarrow constant$	NZ	0≤constant≤255 (FF <sub>16</sub> ) & a few others	
MVN{S}	R <sub>d</sub> , constant	$R_d \leftarrow \sim constant$	NZ	0≤constant≤255 (FF <sub>16</sub> ) & a few others	1
MOVW	R <sub>d</sub> , constant	$R_d \leftarrow constant$		0≤ <i>constant</i> ≤65535 (FFFF <sub>16</sub> )	
MOVT	R <sub>d</sub> , constant	$R_d$ <3116> $\leftarrow$ constant		0≤constant≤65535 (FFFF <sub>16</sub> )	

Load/Sto	ore Memory	Operation	Bits	Notes	Clock Cycles
LDRB	R <sub>d</sub> ,[address mode]	$R_d \leftarrow memory < 70 > (zero\ extended)$	8	R <sub>d</sub> <318> ← 24 0's	
LDRSB	R <sub>d</sub> ,[address mode]	$R_d \leftarrow memory < 70 > (sign\ extended)$	8	$R_d < 318 > \leftarrow 24 \text{ copies of } R_d < 7 >$	
LDRH	R <sub>d</sub> ,[address mode]	R <sub>d</sub> ← memory<150> (zero extended)	16	R <sub>d</sub> <3116> ← 16 0's	2
LDRSH	R <sub>d</sub> ,[address mode]	$R_d \leftarrow memory<150>(sign\ extended)$	16	$R_d < 3116 > \leftarrow 16$ copies of $R_d < 16 >$	
LDR	R <sub>d</sub> ,[address mode]	R <sub>d</sub> ← memory<310>	32		
LDRD	R <sub>t</sub> ,R <sub>t2</sub> ,[address mode]	$R_{t2}.R_t \leftarrow memory < 630 >$	64	Can't use register offset adrs mode	3
STRB	R <sub>d</sub> ,[address mode]	$R_d \rightarrow memory < 70 >$	8		
STRH	R <sub>d</sub> ,[address mode]	$R_d \rightarrow memory<150>$	16		2
STR	R <sub>d</sub> ,[address mode]	$R_d \rightarrow memory < 310 >$	32		
STRD	Rt,Rt2,[address mode]	$R_{t2}.R_t \rightarrow memory < 630 >$	64	Can't use register offset adrs mode	3

Load/Sto	ore Multiple	Operation	Notes	Clock Cycles
POP	{register list}	registers ← memory[SP]; SP+=4×#registers	regs: Not SP; PC/LR, but not both	
PUSH	{register list}	SP−=4×#registers; registers → memory[SP]	regs: Neither SP or PC.	
LDMIA	$R_n!$ , { register list}	$registers \leftarrow memory[R_n]$	if "!" is appended,	1 + ###################################
STMIA	$R_n!$ , { register list}	registers $\rightarrow$ memory[R <sub>n</sub> ]	then $R_n += 4 \times \# registers$	1 + #registers
LDMDB	$R_n!$ , {register list}	registers $\leftarrow$ memory[R <sub>n</sub> - 4×#registers]	if "!" is appended,	
STMDB	R <sub>n</sub> !,{ register list}	registers $\rightarrow$ memory[R <sub>n</sub> - 4×#registers]	then $R_n -= 4 \times \# registers$	

Move / Ad	ld / Subtract	Operation	Flags	operand2 options:	Clock Cycles
MOV{S}	$R_d$ , $R_n$	$R_d \leftarrow R_n$	NZ		
ADD{S}	$R_d$ , $R_n$ , operand 2	$R_d \leftarrow R_n + operand2$	NZCV	1. constant	
ADC{S}	$R_d$ , $R_n$ , operand 2	$R_d \leftarrow R_n + operand2 + C$	NZCV	2. R <sub>m</sub> (a register)	1
SUB{S}	$R_d$ , $R_n$ , operand 2	$R_d \leftarrow R_n$ - operand2	NZCV	3. R <sub>m</sub> , shift	1
SBC{S}	$R_d$ , $R_n$ , operand 2	$R_d \leftarrow R_n$ - operand2 + C - 1	NZCV	(Any kind of shift)	
RSB{S}	R <sub>d</sub> ,R <sub>n</sub> ,operand2	$R_d \leftarrow operand2 - R_n$	NZCV		

Revised: August 16, 2019

Multiply /	Divide	Operation	Flags	Notes	Clock Cycles
MUL{S}	$R_d$ , $R_n$ , $R_m$	$R_d \leftarrow (R_n \times R_m) < 310 >$	NZC	32 ← 32×32; C←undefined	
MLA	$R_d$ , $R_n$ , $R_m$ , $R_a$	$R_d \leftarrow R_a + (R_n \times R_m) < 310 >$		32 ← 32 + 32×32	
MLS	$R_d$ , $R_n$ , $R_m$ , $R_a$	$R_d \leftarrow R_a - (R_n \times R_m) < 310 >$		32 ← 32 - 32×32	
SMMUL{R}	$R_d$ , $R_n$ , $R_m$	$R_d \leftarrow (R_n \times R_m) < 6332 >$		Upper half of signed 64-bit product;	
SMMLA{R}	$R_d$ , $R_n$ , $R_m$ , $R_a$	$R_d \leftarrow R_a + (R_n \times R_m) < 6332 >$		Append R: Round towards +∞ (Adds	1
SMMLS{R}	$R_d$ , $R_n$ , $R_m$ , $R_a$	$R_d \leftarrow R_a - (R_n \times R_m) < 6332 >$		0x80000000 to the 64-bit product)	
[ <mark>s</mark> ]MULL	$R_{dlo}$ , $R_{dhi}$ , $R_n$ , $R_m$	$R_{dhi}R_{dlo} \leftarrow R_n \times R_m$		Signed/Unsigned: 64 ← 32x32	
[s]MLAL	$R_{dlo}$ , $R_{dhi}$ , $R_{n}$ , $R_{m}$	$R_{dhi}R_{dlo} \leftarrow R_{dhi}R_{dlo} + R_{n}xR_{m}$		Signed/Unsigned: 64 ← 64 + 32×32	
[s]DIV	$R_d$ , $R_n$ , $R_m$	$R_d \leftarrow R_n / R_m$		Signed/Unsigned: 32 ← 32÷32	2-12

Saturati	ing Instructions	Operation	Min	Max	operand2 options	Clock Cycles
SSAT	R <sub>d</sub> ,n,operand2	$R_d \leftarrow operand2$	-2 <sup>n-1</sup>	2 <sup>n-1</sup> -1	1. R <sub>m</sub> (a register)	
USAT	R <sub>d</sub> ,n, operand2	$R_d \leftarrow operand2$	0	2 <sup>n</sup> -1	- 2. R <sub>m</sub> ,ASR constant 3. R <sub>m</sub> ,LSL constant	1
QADD	$R_d$ , $R_n$ , $R_m$	$R_d \leftarrow R_n + R_m$	-2 <sup>31</sup>	2 <sup>31</sup> -1	(Q ← 1 if saturates)	
QSUB	$R_d$ , $R_n$ , $R_m$	$R_d \leftarrow R_n - R_m$	=231	21	(Q ← I ii saturates)	

SIMD	Signed Saturating ADD/SUB	Operation	Min to Max	Notes	Clock Cycles
QADD	$\begin{bmatrix} \frac{8}{16} \end{bmatrix}$ $R_d, R_n, R_m$	$R_d[bits] \leftarrow R_n[bits] + R_m[bits]$	8: $-2^7$ to $+2^7-1$	For bytes 0-3: bits 70,	1
QSUB	$\begin{bmatrix} \frac{8}{16} \end{bmatrix}$ $R_d, R_n, R_m$	$R_d[bits] \leftarrow R_n[bits] - R_m[bits]$	16: -2 <sup>15</sup> to +2 <sup>15</sup> -1	158, 2316, & 3124 (No flags affected)	1

SIMD Unsigned Saturating ADD/S	UB Operation	Min to Max	Notes	Clock Cycles
$UQADD \begin{bmatrix} 8 \\ 16 \end{bmatrix} R_d, R_n, R_m$	$R_d[bits] \leftarrow R_n[bits] + R_m[bits]$	8: 0 to 28-1	For halfwords 0 and 1:	1
$UQSUB\left[\frac{8}{16}\right]  R_d, R_n, R_m$	$R_d[bits] \leftarrow R_n[bits] - R_m[bits]$	16: 0 to 2 <sup>16</sup> -1	bits 150 & 3116 (No flags affected)	1

SIMD Sign	ed Non-Saturating ADD	/SUB Operation	GE Flags	Notes	Clock Cycles
$SADD\left[\frac{8}{16}\right]$	$R_d$ , $R_n$ , $R_m$	$R_d[bits] \leftarrow R_n[bits] + R_m[bits]$	sum ≥ 0 ? 1 : 0	Parallel operations:	1
$SSUB\left[\frac{8}{16}\right]$	$R_d$ , $R_n$ , $R_m$	$R_d[bits] \leftarrow R_n[bits] - R_m[bits]$	diff ≥ 0 ? 1 : 0	Four 8-bit operations, or two 16-bit operations	1

SIMD	Unsigned Non-Saturating A	ADD/SUB Operation	GE Flags	Notes	Clock Cycles
UADD	$\begin{bmatrix} 8\\16 \end{bmatrix}$ $R_d$ , $R_n$ , $R_m$	$R_d[bits] \leftarrow R_n[bits] + R_m[bits]$	overflow ? 1 : 0	Parallel operations:	1
USUB[	$\frac{8}{16}$ $R_d, R_n, R_m$	$R_d[bits] \leftarrow R_n[bits] - R_m[bits]$	diff ≥ 0 ? 1 : 0	Four 8-bit operations, or two 16-bit operations	1

Revised: August 16, 2019 Page 2 of 7

Q and GE	Flag Instructions	Operation	Notes	Clock Cycles
SEL	$R_d$ , $R_n$ , $R_m$	$R_d[bits] \leftarrow (GE[byte] = 1) ? R_n[bits] : R_m[bits]$	For bytes 0-3: bits 70, 158, 2316, & 3124	
MRS	R <sub>d</sub> ,APSR	$R_d$ <3127> $\leftarrow$ NZCVQ $R_d$ <1916> $\leftarrow$ GE flags	All other bots of $R_d$ are filled with zeroes.	1
MSR	APSR_nzcvq,R <sub>n</sub>	$NZCVQ \leftarrow R_n < 3127 >$	Other flags in the PSR	
MSR	APSR_g,R <sub>n</sub>	GE flags ← R <sub>n</sub> <1916>	are not affected.	

SIMD Multiply Instructions		Operation	Notes	Clock Cycles
SMUAD	$R_d$ , $R_n$ , $R_m$	$R_d \leftarrow R_n < 1500 > \times R_m < 1500 > + R_n < 3116 > \times R_m < 3116 >$	Sets Q flag if an	
SMUSD	$R_d$ , $R_n$ , $R_m$	$R_d \leftarrow R_n < 1500 > \times R_m < 1500 > -R_n < 3116 > \times R_m < 3116 >$	addition or subtrac-	
SMLAD	$R_d$ , $R_n$ , $R_m$ , $R_a$	$R_d \leftarrow R_a + R_n < 1500 > \times R_m < 1500 > + R_n < 3116 > \times R_m < 3116 >$	tion overflows; does	1
SMLSD	$R_d$ , $R_n$ , $R_m$ , $R_a$	$R_d \leftarrow R_a + R_n < 1500 > \times R_m < 1500 > - R_n < 3116 > \times R_m < 3116 >$	<u>not</u> saturate.	1
SMLALD	$R_{dlo}$ , $R_{dhi}$ , $R_n$ , $R_m$	$R_{dhi}.R_{dlo} += Rn < 1500 > \times R_m < 1500 > + Rn < 3116 > \times R_m < 3116 >$		
SMLSLD	$R_{dlo}$ , $R_{dhi}$ , $R_{n}$ , $R_{m}$	$R_{dhi}.R_{dlo} += Rn < 1500 > \times R_m < 1500 > -Rn < 3116 > \times R_m < 3116 >$		

Appending "X" to instruction mnemonic changes operand2s to  $Rn<15..00>\times Rm<31..16>$  and  $Rn<31..16>\times Rm<15..00>$ .

Signed Multiply Halfwords		Operation	Notes	Clock Cycles
SMULBB	$R_d$ , $R_n$ , $R_m$	$R_d \leftarrow R_n < 1500 > \times R_m < 1500 >$		
SMULBT	$R_d$ , $R_n$ , $R_m$	$R_d \leftarrow R_n < 1500 > \times R_m < 3116 >$	32 ← 16×16	1
SMULTB	$R_d$ , $R_n$ , $R_m$	$R_d \leftarrow R_n < 3116 > \times R_m < 1500 >$	32 € 10×10	1
SMULTT	R <sub>d</sub> ,R <sub>n</sub> ,R <sub>m</sub>	$R_d \leftarrow R_n < 3116 > \times R_m < 3116 >$		

Pack Halfwords		Operation operand2 options:		Notes	Clock Cycles
PKHBT	R <sub>d</sub> ,R <sub>n</sub> ,operand2	<b>B</b> tm: $R_d$ <1500> ← $R_n$ <1500> <b>T</b> op: $R_d$ <3116> ← operand2<3116>	1. R <sub>m</sub> (a register)	Shift constants:	1
PKHTB	R <sub>d</sub> ,R <sub>n</sub> ,operand2	<b>T</b> op: $R_d$ <3116> $\leftarrow$ $R_n$ <3116> <b>B</b> tm: $R_d$ <1500> $\leftarrow$ operand2<1500>	2. R <sub>m</sub> ,LSL constant 3. R <sub>m</sub> ,ASR constant	LSL: 1-31 ASR: 1-32	1

Compa	re Instructions	Operation	operand2 options:	Notes	Clock Cycles
CMP	$R_n$ , operand 2	R <sub>n</sub> - operand2	1. constant	Updates: NZCV	
CMN	$R_n$ , operand 2	$R_n + operand2$	2. R <sub>m</sub> (a register)	Updates: NZCV	1
TST	R <sub>n</sub> , operand2	R <sub>n</sub> & operand2	3. R <sub>m</sub> , shift	Updates: NZC	1
TEQ	R <sub>n</sub> ,operand2	R <sub>n</sub> ^ operand2	(any kind of shift)	Updates: NZC	

Zero/Sign	-Extend Instructions	Operation	operand2 options:	Clock Cycles
$\left[\frac{S}{U}\right]$ XTB	R <sub>d</sub> , operand2	$R_d \leftarrow Sign (S)$ extend or Unsigned (U) extend operand2<70>	1. R <sub>m</sub> (a register)	1
$\left[\frac{S}{U}\right]$ XTH	R <sub>d</sub> , operand2	$R_d \leftarrow Sign (S)$ extend or Unsigned (U) extend operand2<150>	2. R <sub>m</sub> ,ROR constant (constant=8, 16 or 24)	1

Revised: August 16, 2019 Page 3 of 7

<b>Conditional Branch Instructions</b>		Operation	Notes	Clock Cycles
Всс	label	Branch to <i>label</i> if "cc" is true	"cc" is a condition code	
CBZ	R <sub>n</sub> , label	Branch to <i>label</i> if R <sub>n</sub> =0	Can't use in an IT block	1 (Fail) or 2-4
CBNZ	R <sub>n</sub> , label	Branch to <i>label</i> if R <sub>n</sub> ≠0	Can't use in an IT block	
$ITc_1c_2c_3$	condition code	Each $c_i$ is one of T, E, or <i>empty</i>	Controls 1-4 instructions	1

Shift Instr	uctions		Operation	Flags	operand2 options	Notes	Clock Cycles
ASR{S}	$R_d$ , $R_n$ , operand 2	// 1-32 bits	$R_d \leftarrow R_n >> operand2$ (arithmetic shift right)	NZC	1. constant	Sign extends	
LSL{S}	$R_d$ , $R_n$ , operand 2	// 1-31 bits	$R_d \leftarrow R_n << operand2 (logical shift left)$	NZC	2. R <sub>m</sub> (a register)	Zero fills	
LSR{S}	R <sub>d</sub> ,R <sub>n</sub> ,operand2	// 1-32 bits	$R_d \leftarrow R_n >> operand2$ (logical shift right)	NZC	ASR & LSR shift 1-32 bits;		1
ROR{S}	$R_d$ , $R_n$ , operand 2	// 1-31 bits	$R_d \leftarrow R_n >> operand2$ (rotate right)	NZC		right rotate	
RRX{S}	$R_d$ , $R_n$	// 1 bit	$R_d \leftarrow R_n >> 1$ ; $R_d < 31 > \leftarrow C$ ; $C \leftarrow R_n < 0 >$	NZC	RRX shifts only by 1 bit.	33-bit rotate w/C	

Bitwise In	structions	Operation	Flags	operand2 options	Notes	Clock Cycles
AND{S}	$R_d$ , $R_n$ , operand 2	$R_d \leftarrow R_n \& operand2$	NZC			
ORR{S}	R <sub>d</sub> ,R <sub>n</sub> ,operand2	$R_d \leftarrow R_n \mid operand2$	NZC	1. constant		
EOR{S}	R <sub>d</sub> ,R <sub>n</sub> ,operand2	$R_d \leftarrow R_n \land operand2$	NZC	2. R <sub>m</sub> (a register)		1
BIC{S}	$R_d$ , $R_n$ , operand 2	$R_d \leftarrow R_n \& \sim operand2$	NZC	3. R <sub>m</sub> , shift		1
ORN{S}	R <sub>d</sub> ,R <sub>n</sub> ,operand2	$R_d \leftarrow R_n \mid \sim operand2$	NZC	(Any kind of shift)		
MVN{S}	R <sub>d</sub> ,operand2	$R_d \leftarrow \sim operand2$	NZC			

Bitfield Instructions		Operation	Operation Notes	
BFC	R <sub>d</sub> ,lsb,width	$SelectedBitfieldOf(R_d) \leftarrow 0$		
BFI	R <sub>d</sub> ,R <sub>n</sub> ,lsb,width	$SelectedBitfieldOf(R_d) \leftarrow LSBitsOf(R_n)$		1
SBFX	R <sub>d</sub> ,R <sub>n</sub> ,lsb,width	$R_d \leftarrow SelectedBitfieldOf(R_n)$	Sign extends	1
UBFX	R <sub>d</sub> ,R <sub>n</sub> ,lsb,width	$R_d \leftarrow SelectedBitfieldOf(R_n)$	Zero extends	

Bits / B	ytes / Words	Operation	Notes	Clock Cycles
CLZ	$R_d$ , $R_n$	$R_d \leftarrow CountLeadingZeroesOf(R_n)$	#leading $0$ 's = $0-32$	
RBIT	$R_d$ , $R_n$	$R_d \leftarrow ReverseBitOrderOf(R_n)$		1
REV	R <sub>d</sub> ,R <sub>n</sub>	$R_d \leftarrow ReverseByteOrderOf(R_n)$		

Pseudo-	Instructions	Operation	Flags	Replaced by	Clock Cycles
LDR	R <sub>d</sub> ,=constant	$R_d \leftarrow constant$		MOV, MVN, MOVW, or LDR	
NEG	$R_d$ , $R_n$	$R_d \leftarrow -R_n$	NZCV	RSBS R <sub>d</sub> ,R <sub>n</sub> ,0	1
CPY	$R_d$ , $R_n$	$R_d \leftarrow R_n$		MOV R <sub>d</sub> ,R <sub>n</sub>	

Revised: August 16, 2019 Page 4 of 7

Floating-F	Point PUSH/POP	Operation	Clock Cycles
VPUSH	{FP register list}	SP -= 4×#registers, copy registers to memory[SP]	1 1 4
VPOP	{FP register list}	Copy memory[SP] to registers, SP $+= 4 \times \#$ registers	1 + #registers

Floating-Poin	nt Load Constant		Clock Cycles
VMOV	S <sub>d</sub> ,fpconstant	fpconstant must be $\pm m \times 2^{-n}$ , $(16 \le m \le 31; 0 \le n \le 7)$	1

Floating	-Point Copy Registers	Operation	Clock Cycles
VMOV	S <sub>d</sub> ,S <sub>m</sub>	$S_d \leftarrow S_m$	
VMOV	R <sub>d</sub> ,S <sub>m</sub>	$R_d \leftarrow S_m$	1
VMOV	S <sub>d</sub> ,R <sub>m</sub>	$S_d \leftarrow R_m$	
VMOV	$R_t$ , $R_{t2}$ , $S_m$ , $S_{m+1}$	$R_t \leftarrow S_m$ ; $R_{t2} \leftarrow S_{m+1}$ ( $S_m$ , $S_{m+1}$ adjacent regs)	2
VMOV	$S_m, S_{m+1}, R_t, R_{t2}$	$S_m \leftarrow R_t$ ; $S_{m+1} \leftarrow R_{t2}$ ( $S_m$ , $S_{m+1}$ adjacent regs)	2

Floating-P	oint Load Registers	Operation	Clock Cycles
VLDR	$S_{d}$ ,[ $R_n$ ]	$S_d \leftarrow memory32[R_n]$	
VLDR	$S_{d,[R_n,constant]}$	$S_d \leftarrow memory32[R_{n+constant}]$	2
VLDR	S <sub>d</sub> ,label	$S_d \leftarrow memory32[Address of label]$	
VLDR	$D_d$ ,[ $R_n$ ]	$D_d \leftarrow memory64[R_n]$	
VLDR	$D_d$ ,[ $R_n$ , constant]	$D_d \leftarrow memory64[R_n + constant]$	3
VLDR	D <sub>d</sub> ,label	$D_d \leftarrow memory64[Address of label]$	
VLDMIA	$R_n!$ , {FP register list}	$FP \ registers \leftarrow memory$ , $R_n = lowest \ address$ ; Updates $R_n$ if write-back flag (!) is included.	1 1 #
VLDMDB	$R_n!$ , {FP register list}	$FP \ registers \leftarrow memory$ , $R_n$ -4 = highest address; Must append (!) and always updates $R_n$	1 + #registers

Floating-P	oint Store Registers	Operation	Clock Cycles
VSTR	$S_d$ ,[ $R_n$ ]	$S_d \rightarrow memory32[R_n]$	2
VSTR	$S_d$ ,[ $R_n$ , constant]	$S_d \rightarrow memory32[R_{n+} constant]$	2
VSTR	$D_d$ ,[ $R_n$ ]	$D_d \rightarrow memory64[R_n]$	2
VSTR	$D_d$ , [ $R_n$ , constant]	$D_d \rightarrow memory64[R_{n+} constant]$	3
VSTMIA	$R_n!$ , {FP register list}	$FP \ registers \rightarrow memory$ , $R_n = lowest \ address$ ; Updates $R_n$ if write-back flag (!) is included.	1 1 #
VSTMDB	$R_n!$ , {FP register list}	$FP \ registers \rightarrow memory$ , $R_n$ -4 = highest address; Must append (!) and always updates $R_n$	1 + #registers

Revised: August 16, 2019 Page 5 of 7

Floating-Point Convert Representation		Operation	Clock Cycles		
VCVT.F32.U32	$S_d$ , $S_m$	$S_d \leftarrow (float) S_m$ , where	$S_d \leftarrow (float) S_m$ , where $S_m$ is an unsigned integer		
VCVT.F32.S32	$S_d$ , $S_m$	$S_d \leftarrow (float) S_m$ , where	$S_d \leftarrow (float) S_m$ , where $S_m$ is a 2's comp integer		
VCVT{R}.U32.F32	$S_d$ , $S_m$	$S_d \leftarrow (uint32\_t) S_m$ Rounded if suffix "R" is appended using current rounding		1	
VCVT{R}.S32.F32	$S_d$ , $S_m$	$S_d \leftarrow (int32\_t)$ $S_m$ mode (FPSCR bits 23 and 22, default is nearest even)			

Floating-Point	Arithmetic	Operation	Clock Cycles
VADD.F32	$S_d$ , $S_n$ , $S_m$	$S_d \leftarrow S_n + S_m$	
VSUB.F32	$S_d$ , $S_n$ , $S_m$	$S_d \leftarrow S_n - S_m$	
VNEG.F32	$S_d$ , $S_m$	$S_d \leftarrow -S_m$	1
VABS.F32	$S_d$ , $S_m$	$S_d \leftarrow  S_m $ ; (clears FPU sign bit, N)	
VMUL.F32	$S_d$ , $S_n$ , $S_m$	$S_d \leftarrow S_n \times S_m$	
VDIV.F32	$S_d$ , $S_n$ , $S_m$	$S_d \leftarrow S_n \div S_m$	1.4
VSQRT.F32	$S_d$ , $S_m$	$S_d \leftarrow \sqrt{S_m}$	14
VMLA.F32	$S_d$ , $S_n$ , $S_m$	$S_d \leftarrow S_d + S_n \times S_m$	2
VMLS.F32	$S_d$ , $S_n$ , $S_m$	$S_d \leftarrow S_d - S_n \times S_m$	3

Floating-Point	Compare	Operation	Clock Cycles
VCMP.F32	$S_d$ , $S_m$	Computes S <sub>d</sub> - S <sub>m</sub> and updates FPU Flags in FPSCR	
VCMP.F32	S <sub>d</sub> ,#0.0	Computes S <sub>d</sub> - 0 and updates FPU Flags in FPSCR	1
VMRS	APSR_nzcv,FPSCR	Core CPU Flags ← FPU Flags (Needed between VCMP.F32 and conditional branch)	

### Addressing Modes for *floating-point* load and store instructions (VLDR & VSTR):

Addressing Mode	Syntax	Meaning	Example
Immediate Offset	[R <sub>n</sub> ]	$address = R_n$	[R5]
Immediate Offset	[R <sub>n</sub> ,constant]	$address = R_n + constant$	[R5,100]

#### **Shift Codes:**

Any of these may be applied as the "shift" option of "operand2" in Move / Add / Subtract, Compare, and Bitwise Groups.

Shift Code	Meaning	Notes
LSL constant	Logical Shift Left by constant bits	Zero fills; 0 ≤ constant ≤ 31
LSR constant	Logical Shift Right by constant bits	Zero fills; 1 ≤ <i>constant</i> ≤ 32
ASR constant	Arithmetic Shift Right by constant bits	Sign extends; 1 ≤ <i>constant</i> ≤ 32
ROR constant	ROtate Right by constant bits	$1 \le constant \le 32$
RRX	Rotate Right eXtended (with carry) by 1 bit	

Revised: August 16, 2019 Page 6 of 7

# Cortex-M4F Instructions used in *ARM Assembly for Embedded Applications* (ISBN 978-1-09254-223-4) Addressing Modes for *integer* load and store instructions (LDR, STR, etc.):

Any of these may be used with all variations of LDR/STR except LDRD/STRD, which may not use Register Offset Mode.

Addressing Mode	Syntax	Meaning	Example
Immediate Offset	[R <sub>n</sub> ]	$address = R_n$	[R5]
immediate Onset	[R <sub>n</sub> ,constant]	$address = R_n + constant$	[R5,100]
Pagistar Offact	$[R_n,R_m]$	$address = R_n + R_m$	[R4,R5]
Register Offset	[R <sub>n</sub> ,R <sub>m</sub> ,LSL constant]	$address = R_n + (R_m << constant)$	[R4,R5,LSL 3]
Pre-Indexed	[R <sub>n</sub> ,constant]!	$R_n \leftarrow R_n + constant$ ; $address = R_n$	[R5,100]!
Post-Indexed	[R <sub>n</sub> ],constant	$address = R_n; R_n \leftarrow R_n + constant$	[R5],100

#### **Condition Codes:**

If appended to an FPU instruction within an IT block, the condition code precedes any extension. (E.g., VADDGT.F32)

Condition Code	CMP Meaning	VCMP Meaning	Requirements
EQ (Equal)	==	==	Z = 1
NE (Not Equal)	!=	!= or unordered	Z = 0
HS (Higher or Same)	unsigned ≥	≥ or unordered	C = 1 Note: Synonym for "CS" (Carry Set)
LO (Lower)	unsigned <	<	C = 0 Note: Synonym for "CC" (Carry Clear)
HI (Higher)	unsigned >	> or unordered	C = 1 && Z = 0
LS (Lower or Same)	unsigned ≤	≤	C = 0    Z = 1
GE (Greater Than or Equal)	signed ≥	≥	N = V
LT (Less Than)	signed <	< or unordered	N≠V
GT (Greater Than)	signed >	>	Z = 0 && N = V
LE (Less Than or Equal)	signed ≤	≤ or unordered	Z = 1    N ≠ V
CS (Carry Set)	unsigned ≥	≥ or unordered	C = 1 Note: Synonym for "HS" (Higher or Same)
CC (Carry Clear)	unsigned <	<	C = 0 Note: Synonym for "LO" (Lower)
MI (Minus)	negative	<	N = 1
PL (Plus)	non-negative	≥ or unordered	N = 0
VS (Overflow Set)	overflow	unordered	V = 1
VC (Overflow Clear)	no overflow	not unordered	V = 0
AL (Always)	unconditional	unconditional	Always true

Notes: 1. This is only a partial list of the most commonly-used ARM Cortex-M4 instructions.

- 2. Clock Cycle counts do not include delays due to stalls when an instruction must wait for the previous instruction to complete.
- 3. There are magnitude restrictions on immediate constants; see ARM documentation for more information.

Revised: August 16, 2019 Page 7 of 7