


SiliconCompiler is an open source build system that automates translation from source code to silicon.

"MAKE for silicon"

# SiliconCompiler Overview




- Dynamic build schema (json) schema
- Python user API
- Flowgraph based execution model
- File based IPC
- Drivers for all flow tools (executables)
- Run-time tracking of all actions/metrics
- Tested with ASIC and FPGA flows


### Designer view of SiliconCompiler

```
import siliconcompiler # import python package
chip = siliconcompiler.Chip() # create chip object
chip.target("asicflow_freepdk45") # load predefined target
chip.add('source','counter.v') # define list of sources
chip.add('constraint','counter.sdc') # define constraints
chip.add('def','counter.def') # define floorplan
chip.run() # run compilation
chip.summary() # print results summary
```

- Based on nested dictionary that can describe any deterministic process
- Permissive open source: (<a href="https://github.com/siliconcompiler">https://github.com/siliconcompiler</a>)
- Extensively documented (<a href="https://docs.siliconcompiler.com/en/latest/">https://docs.siliconcompiler.com/en/latest/</a>)

## IDEA #1: Solving the "n2" translation problem with ("LLVM IR for CAD")







### IDEA #2: Executable compilation schema

```
cfg['source'] = {
    'switch': None,
    'type': '[file]',
   'lock': 'false',
    'copy': 'true',
   'requirement': None,
    'defvalue': [],
   'filehash': [],
    'hashalgo': 'sha256',
    'date': [],
    'author': [],
    'signature': [],
    'shorthelp': 'Primary source files',
    'example': ["cli: hello world.v",
                "api: chip.set('source', 'hello world.v')"],
    'help': """
   A list of source files to read in for elaboration. The files are read
   in order from first to last entered. File type is inferred from the
   file suffix.
   (\ \ \ \ \ \ \ \ \ \ \ ) = Verilog
   (\\\)^*.vhd) = VHDL
   (\*.sv) = SystemVerilog
   (\\\\) = C
   (\)^*.cpp, .cc) = C++
                  = Python
   (\\*.py)
```

- Atomic parameter definitions
  - Extensions trivial
- Auto-generated documentation
  - Always up to date
- Built-in examples
  - Use for auto-docs and testing
- Types:
  - Object oriented security/abstraction
- Hashing:
  - Built into every file parameter
- Policy control:
  - Locking, copying, requirement
- Tracking:
  - Author signature

### IDEA #3: Design manifests





Record feature	SC	Question	
Single file manifest	Yes	How as the mfg data created?	
PDK, EDA, SC, design version control	Yes	What data was used?	
File location	Yes	Where did the file come from?	
Origin/author/userid	Yes	Who worked on the design?	
File hashing	Yes	What version of file was used?	
Data stamps	Yes	When were data files produced?	
Tool version checking	Yes	What SW was used?	
System info	Yes	What system was it run on?	

Silicon Compiler

# IDEA #4: Standardizing provenance records

Feature	Description	
author	Task author name	
userid	Task useride	
publickey	Public key (in case of data encryption)	
exitstatus	Exit status (success/failure)	
org	Name of organization	
location	Location of user/organization	
toolversion	Version of task tool	
starttime, endtime	Start and end times	
machine	Name of compute node	
region	Cloud region	
macaddr	Mac addr	
ipaddr	IP addr	
platform	OS platform (Windows, macos, linux)	
distro	Distribution name	
osversion, kernelversion	OS and kernel version	
arch	HW arch ((x86_64, armv8)	

### IDEA #5: Standardized compiler metrics to feed into Python ML

SUMMARY:

design : gcd params : None

jobdir : /home/aolofsson/work/zeroasic/siliconcompiler/build/gcd/job0


foundry : virtual process : freepdk45

targetlibs : NangateOpenCellLibrary

	import0	syn0	floorplan0	physyn0	place0	cts0	route0	dfm0	export
errors	0	O	0	0	0	0	0	0	0
warnings	0	72	1	Θ	2	3	3	Θ	0
drvs	0	Θ	0	Θ	Θ	Θ	Θ	Θ	0
unconstrained	O	Θ	0	Θ	O	Θ	Θ	Θ	0
luts	ø	Θ	0	Θ	Θ	Θ	Θ	Θ	0
dsps	0	Θ	0	Θ	Θ	Θ	Θ	Θ	0
brams	0	Θ	0	Θ	Θ	Θ	Θ	Θ	0
cellarea	0.0	413.63	414.0	414.0	490.0	499.0	499.0	499.0	0.0
totalarea	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0
utilization	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0
peakpower	0.0	0.0	0.000188	0.000188	0.000207	0.000279	0.000291	0.000292	0.0
standbypower	0.0	0.0	8.62e-06	8.62e-06	1.13e-05	1.17e-05	1.17e-05	1.17e-05	0.0
irdrop	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0
holdslack	0.0	0.0	0.11	0.11	0.11	0.11	0.11	0.11	0.0
holdwns	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0
holdtns	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0
holdpaths	Θ	Θ	0	Θ	Θ	Θ	Θ	Θ	Θ
setupslack	0.0	0.0	0.95	0.95	1.11	1.11	1.09	1.09	0.0
setupwns	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0
setuptns	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0
setuppaths	Θ	Θ	0	Θ	Θ	Θ	Θ	Θ	0
cells	0	249	363	363	416	421	1869	1869	0
registers	0	ø	Θ	Θ	Θ	Θ	Θ	Θ	Θ
buffers	O	0	0	Θ	0	Θ	Θ	0	Θ
transistors	ø	Θ	0	Θ	Θ	ø	Θ	Θ	Θ
nets	0	Θ	320	320	373	378	378	378	Θ
pins	0	Θ	54	54	54	54	54	54	Θ
vias	O	0	0	Θ	O	Θ	2194	Θ	Θ
wirelength	0.0	0.0	0.0	0.0	0.0	0.0	6291.0	0.0	0.0
overflow	0	Θ	Θ	0	Θ	Θ	0	Θ	Θ
runtime	0.67	0.99	1.2	1.24	1.45	2.65	2.92	1.31	1.42
memory	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0

- Recorded for each task
- Extracted from tool log
- Part of design JSON manifest
- Accessible through Python API at run-time
- Enabler for ML platforms

### IDEA #6: Native cloud support



#### **Clients (millions)**

Program

- Manual deployment
- Multi-platform front-end

run(flow)

- Human centric metrics

#### **Compute nodes (millions)**

cloud scheduler

- Automated deployment
- Compute back-end
- Machine centric metrics

#### Observations:

- Linux has 1% client market share
- Installation is a high barrier
- NDAs are high barriers
- Cloud compute is elastic
- Cloud compute is almost limitless

#### **Architecture Decisions:**


- Make client thin + multiplatform
- Local/remote has common import step
- File based IPC
- Granular async execution model
- Make user interface platform agnostic
- But you have to pick something, so we picked Python...

### IDEA #7: A parallel programming model for CAD

```
export ADDITIONAL LEFS += $(BLOCK LEFS)
 export ADDITIONAL GDS += $(BLOCK GDS)
ifeq (, $(strip $(NPROC)))
 NPROC := $(shell nproc 2>/dev/null)
 ifeq (, $(strip $(NPROC)))
   NPROC := $(shell grep -c ^processor /proc/cpuinfo 2>/dev/null)
 ifeq (, $(strip $(NPROC)))
   NPROC := $(shell sysctl -n hw.ncpu 2>/dev/null)
 endif
 ifeq (, $(strip $(NPROC)))
   NPROC := 1
 endif
export NUM CORES := $(NPROC)
export LSORACLE CMD ?= $(shell command -v lsoracle)
ifeq ($(LSORACLE CMD),)
 LSORACLE CMD = $(abspath $(FLOW HOME)/../tools/install/LSOracle/bin/lsc
LSORACLE PLUGIN ?= $(abspath $(FLOW HOME)/../tools/install/yosys/share/yo
export LSORACLE KAHYPAR CONFIG ?= $(abspath $(FLOW HOME)/../tools/install
ifneq ($(USE LSORACLE),)
 YOSYS FLAGS ?= -m $(LSORACLE PLUGIN)
```

#### Current

- Make files (1976) + LSF/Grid
- A low level DSL paradigm
- Low productivity and agility




### SiliconCompiler

- Task graph based programming model
- Serial graph task launch
- Asynchronous task execution

### General DAG Pattern

```
import siliconcompiler
     syn np = 4
     chip = siliconcompiler.Chip()
     # nodes
     chip.node('import', 'surelog')
     for i in range(syn np):
         chip.node('syn', 'yosys', index=i)
     chip.node('synmin', 'minimum')
 9
     chip.node('floorplan', 'openroad')
10
     chip.node('lec', 'yosys')
11
12
     # edges
13
     for i in range(syn np):
14
         chip.edge('import', 'syn', head index=i)
15
         chip.edge('syn', 'synmin', tail index=i)
16
17
     chip.edge('synmin', 'floorplan')
     chip.edge('floorplan', 'lec')
18
     chip.edge('import', 'lec')
19
     chip.write flowgraph("pattern general.png")
20
```





### **IDEA #8:** Auto-generated documentation


The vast majority of open source software projects have AWFUL documentation!

Solve problem by architecting project for auto-generated documentation

https://docs.siliconcompiler.com

### ZeroSOC proof of concept demonstration

- OpenTitan RISC-V based SoC
- Full chip hierarchical design
- Fully automated SiliconCompiler flow
- Leverages OpenRoad, Yosys, Surelog, Magic
- Fully open source tools
- Fully open source design
- Fully open source PDK (skywater 130nm)
- LVS/DRC clean chip at skywater130
- https://github.com/siliconcompiler/zerosoc



# Status (Jan 2021)

Feature	Metric		
Popularity	15K downloads, 276 github stars		
LOC	12,000		
Parameters	306		
User API methods	50+		
Documentation	300 pages (docs.siliconcompiler.com)		
PDKs tested	5		
Tools tested	20 open source / 25 proprietary		
Platforms supported	Redhat, Centos, Ubuntu, Windows, MacOS		
Python version supported	3.6 - 3.10		

# SiliconCompiler Value Proposition

Feature	SiliconCompiler	Current CAD	Metric	Value
User interface	Python	TCL/Make	#developers	1000x larger workpool
Open API/schema	Yes	No	1/0	Speed/agility
Single file provenance manifest	Yes	No	1/0	QA
Cloud scale automation	Python, slurm,	No, Make, proprietary	10x improvement in runtime	Speed/agility
Cloud ready client/server architecture	Yes	No	Zero install ramp up	Speed/agility
Tapeout archiving	Automated	Manual, ad/hoc	1/0	QA
PDK/EDA agnostic setup	Yes	Not usually	1/0	Speed/agility
Unified FPGA/ASIC schema	Yes	No	1/0	Speed/agility