

Select the file below device > save Now in crart > Synthesis check syntax safter errers gone & again synthesis > View RTL Schemenic > Start with explor results -sole > add -> create a schematic Serect file below device > New Source > UKOL Testbench > name it > next > finish > write code go to simulator in B > 15im-Simulator () > Behavioural check @ >> Simulate behavioural Syntax model implementation -> choose file below device > pew source > implemented Constant file -> name it -> next -> finish Servet second file from device below -> user constraint > edit constraint -> write code sulet file below device > imPrement design > Ran stimus Haminc



