


EXP-01

click on ISE design suit 14. from
Xilinx (451121021)

File → New project → name → next → finish

Property name	Value
Evaluation dev Board	none
Product category	All
Family	Spartan3E
Device	XC3S250E
Package	CP132
Speed	10-4

TOP level Source type	HDL
Synthesis Tool	XST
Simulator	I Sim
Preferred lang	VHDL
Property specific	store all values
VHDL Source analysis standard	VHDL-93



click this → rightclick → new source
→ VHDL model → give filename → next

Port name	Direction
a, b	in
sel	in
op	out

next → finish → write code

Date _____
Page _____

Select the file below device
→ save

Now in C Part → Synthesis →
check syntax → after all
errors gone → again synthesis
→ View RTL Schematic → start
with explore results → ok →
add → create a schematic

Select file below device → New source →
VHDL Testbench → name it → next → finish
→ write code

go to simulator in B →

Sim-Simulator

① →

→ Behavioural check
syntax

② →

→ simulate behavioural
model

implementation → choose file below
device → new source → implement-
constraint file → name it → next → finish

Select Second file from device below
→ user constraint → edit constraint
→ write code

Select file below device →
implement design → Run

in C

generate programming file in C

— x — x — x — x —
digilent software (1)

Connect the Board Basys2


FPGA

x C.36250C

Browse Program

(1) (select the main file below device)

Prom



Suppose 0001


$A_3 A_2 A_1 A_0 = 1000$

$1 + 8 = 9$ while push button 0000

EXP-04

new source → VHDL			
Port name	Direction	Bus	MSB LSB
→ clk, rst, enr, enw	in	X	MSB 3 0
↓			
enable register	enable write		
→ datain	in	✓	3 0
→ dataout	out	✓	3 0
→ full, empty	out		

→ Write code in A → click main
File → Synthesis → check syntax →
Synthesis → View RTL Schematic
→ OK → add → Create Schematic



main file → New source → VHDL
testbench → name it → Finish
→ write code
Simulation in B → main file →
Sim simulator → Syntax → Simulate

