D2661, APRIL 1982-REVISED MARCH 1988

- Fully Buffered to Offer Maximum Isolation from External Disturbance
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset and clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and K inputs meeting the setup time. requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.


The SN54LS112A and SN54S112 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS112A and SN74S112A characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each flip-flop)


INPUTS					OUTPUTS	
PRE	CLR	CLK	J	K	a	σ
L	Н	X	X	X	Н	L
н	L	×	х	Х	L	Н
L	L	×	×	X	н†	H [†]
н	н	1	L	L	ao	\overline{a}_0
Н	Н	Ţ	Н	L	Н	L
н	H	1	L	Н	L	н
н	Н	Ţ	Н	н	TOGGLE	
Н	_ H	Н	X	Х	αç	αo

[†] The output levels in this configuration are not guaranteed to meet the minimum levels for VOH if the lows at preset and clear are near VIL minimum. Furthermore, this configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.

SN54LS112A, SN54S112 . . . J OR W PACKAGE SN74LS112A, SN74S112A . . . D OR N PACKAGE (TOP VIEW)




SN54LS112A, SN54S112 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

logic symbol‡




[‡]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

SN54LS112A, SN54S112, SN74LS112A, SN74S112A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

logic diagrams (positive logic)



SN54S112, SN74LS112A

