

核心系统数据库组 余锋

http://yufeng.info


@淘宝褚霸


2012-03-17



# 内存体系变更








过去



# 服务器内存条





# 内存总体信息 🥛



### **Memory:**

31.5GB / 32GB 1333MHz DDR3 == 8 x 4GB - 4GB PC3-10600 Samsung DDR3-1333 ECC Registered CL9 2Rx8



## 单条内存信息 🍍



asset="02120761"

cas="9"

form="DIMM"

handle="76"

locator="DIMM\_A1"

org="x8"

ranks="2"

serial="87BE9BB9"

size="4096 MB"

speed="1333MHz"

type="DDR3"

width="72 bits"

part\_number="M393B5273CH0-**YH9**"

pretty="4GB PC3-10600 Samsung

**DDR3-1333 ECC Registered CL9** 


2Rx8"



### 模组型号解读



### 3. DDR3 SDRAM Module Ordering Information



### 1. Memory Module : M

### 2. DIMM Type

3 : DIMM 4 : SODIMM

### 3. Data Bits

71: x64 204pin Unbuffered SODIMM 78: x64 240pin Unbuffered DIMM 91: x72 240pin ECC unbuffered DIMM 92: x72 240pin VLP Registered DIMM 93: x72 240pin Registered DIMM

#### 4. DRAM Component Type

B : DDR3 SDRAM (1.5V VDD)

### 5. Depth

32 : 32M	33 : 32M (for 128Mb/512Mb)
64 : 64M	65 : 64M (for 128Mb/512Mb)
28 : 128M	29:128M (for 128Mb/512Mb)
56:256M	57 : 256M (for 512Mb/2Gb)
51:512M	52 : 512M (for 512Mb/2Gb)
1G: 1G	1K : 1G (for 2Gb)
26 . 26	2K - 2G /for 2Gh)

#### 6. # of Banks in comp. & Interface

7 : 8Banks & SSTL-1.5V

### 7. Bit Organization

0:x4 3:x8

4 : x16

#### 8. Component Revision

M	:	1st Gen.	A	:	2nd Gen
В	:	3rd Gen.	C	:	4th Gen.
D	;	5th Gen.	E	:	6th Gen.
127		7th Gen	G		8th Gen

### 9. Package

Z :FBGA(Lead-free)

H : FBGA(Lead-free & Halogen-free)
J : FBGA(Lead-free, DDP)

M : FBGA(Lead-free & Halogen-free, DDP)

#### 10. PCB Revision

0	:	None	1	:	1st Rev.
2		2nd Rev.	3	i	3rd Rev.
4	4	4th Rev.	S	٠	Reduced Laver

#### 11. Temp & Power

C : Commercial Temp.( 0°C ~ 85°C) & Normal Power Y : Commercial Temp.( 0°C ~ 85°C) & Low VDD(1.35V)

#### 12. Speed

F7: DDR3-800 (400MHz @ CL=6, IRCD=6, IRP=6) F8: DDR3-1066 (533MHz @ CL=7, IRCD=7, IRP=7) H9: DDR3-1333 (667MHz @ CL=9, IRCD=9, IRP=9) K0: DDR3-1600 (800MHz @ CL=11, IRCD=11, IRP=11)

NOTE: PC3-6400(DDR3-800), PC3-8500(DDR3-1066), PC3-10600(DDR3-1333), PC3-12800(DDR3-1600)

### M393B5273CH0-YH9

DIMM、x72 240pin Registered、2Gb颗粒、x8位 宽、第四代产品、无铅无汞 FBGA封装、1.35V低电压、 DDR3-1333





### SAMSUNG DDR3 VS. DDR2 POWER SAVINGS FOR SERVER MODULES All same density

### FIGURE 3. SAMSUNG 48GB DDR3 POWER REDUCTION




Overall, a server built using Samsung's 40nm class, 1.3SV, 2Gb Green DDR3 memory uses 73% less power than a 60nm, 1.8V, 1Gb DDR2 chip.


In a 48GB server, this translates into a 38% power savings.

Higher density servers will show even greater savings.

### FIGURE 4. 4868 MEMORY POWER SAVINGS COMPARISON



"Source : Measured by SAMSUNG Lab



# 内存相关性能数字



L1 cache reference	0	•	5	n	S
Branch mispredict		5		n	S
L2 cache reference				7	ns
Mutex lock/unlock				25	ns
Main memory reference				100	ns
Compress 1K bytes with Zippy				3,000	ns

Memory latencies in nanoseconds - smaller is better

Host OS Mhz L1 \$ L2 \$ Main mem Rand mem Guesses

# 内存带宽计算



内存带宽计算公式:带宽=内存核心频率×内存总线 位数×倍增系数。

每个通道 (1333/8)\*64\*8 /8 = 10.6G Byte;

而我们的CPU是3个通道的,也就是说这个CPU的总 的内存带宽是 10.6\*3=31.8G



### QPI和内存通道理论带宽





## 内存通道使用情况



```
Vthwrup -c - A
 Sampling Duration: 1000400.88 micro-seconds
                                                      Logical Processor 0
           Logical Processor 1
       Intersocket QPI Utilization
                                                  Intersocket QPI Utilization
          Reads (MB/s):
                               111.27
                                                     Reads (MB/s):
                                                                          546.59
                                                     Writes(MB/s):
          Writes(MB/s):
                                 0.01
                                                                            0.03
                                                 Memory Performance Monitoring
      Memory Performance Monitoring
     Mem Ch 0: Reads (MB/s):
               Writes(MB/s):
                                                          Writes (MB/s
     Mem Ch 1: Reads (MB/s
                                               Mem Ch 1:
               Writes(MB/s):
     Mem Ch 2: Reads (MB/s):
                                               Mem Ch 2: Reads (MB/s):
                                                          Writes(MB/s):
               Writes(MB/s):
                                               ND1 Mem Read Traffic:
     NDO Mem Read Traffic:
     NDO Mem Write Traffic:
                                                ND1 Mem Write Traffic:
                                               ND1 Memory Throughpu
     NDO Memory Throughput:
                               404.97
                        System Read Throughput(MB/s):
                                                        1464.30
                                                        600 01
                       System write Throughput(MB/s):
                      System Memory Throughput(MB/s):
                                                        2064.31
```


## NUMA节点内存访问速度差异



```
root@dr4000  # numademo -t 1g memset
2 nodes available
memory with no policy memset
                                           Avg 6358.97
local memory memset
memory interleaved on all nodes memset
                                               4778.59 MB/s
memory on node 0 memset
                                               5836.55 MB/s
memory on node 1 memset
                                               3669.97 MB/s
memorý interleaved on 0 1 memset
     numa_toreign
                                               1709654
     interleave_hit
                                17395
                                                 17388
     local_node
                             66916103
                                              72839750
     other_node
                                                 43003
     root@dr4000 #
```

# DRAM总体位置 🔋








# DRAM结构图 🧵




### **Main Memory**










### DRAM 访问流程




- Precharge: charge a DRAM bank before arow access
- Row access: activate a row (page) of a DRAM bank
- Column access: select and return a block of data in an activated row
- Refresh: periodically read and write DRAM to keep data



































## DRAM bank选择 🍍





# DRAM访问延时分布





# DRAM不同情况下访问延迟 🍍



### Nonuniform DRAM Access Latency

Case 1: Row buffer hit (20+ ns)

col. access

Case 2: Row buffer miss (core is precharged, 40+ ns)

row access col. access

Case 3: Row buffer miss (not precharged,  $\approx 70 \text{ ns}$ )

precharge


row access

col. access

# DRAM延时演化

### Amdahl's Law applies in DRAM

♦ Time (ns) to fetch a 128-byte cache block:



♦ As the bandwidth improves, DRAM latency will decide cache miss penalty.



# 参考

静

- http://en.wikipedia.org/wiki/Prefetch\_buffer
- 详解服务器内存带宽计算和使用情况测量: <a href="http://blog.yufeng.info/archives/1511">http://blog.yufeng.info/archives/1511</a>
- DDR3 内存带宽如何计算:
   <a href="http://zhidao.baidu.com/question/107154668">http://zhidao.baidu.com/question/107154668</a>
- hwconfig查看硬件信息:
   http://blog.yufeng.info/archives/2086
- Exploiting Locality in DRAM, Xiaodong Zhang



# 谢谢大家!

