

www.ti.com SBVS172 – JULY 2011

# Single-Channel, Adjustable Supervisory Circuit in Ultra-Small Package

Check for Samples: TPS3895, TPS3896, TPS3897, TPS3898


#### **FEATURES**

- Very Small µSON (1.5 mm × 1 mm) Package
- Adjustable Threshold down to 500 mV
- Threshold Accuracy: 1.0% Over Temperature
- Capacitor-Adjustable Delay Time
- Low Quiescent Current: 6 µA (typ)
- · External Enable Input
- · Open-Drain/Push-Pull Output Options
- Temperature Range: –40°C to +125°C


## **APPLICATIONS**

- · DSPs, Microcontrollers, and Microprocessors
- Notebook and Desktop Computers
- PDAs and Handheld Products
- Portable and Battery-Powered Products
- FPGA and ASIC

TPS3895/TPS3897 DRY PACKAGE (TOP VIEW)



TPS3896/TPS3898 DRY PACKAGE (TOP VIEW)



## **DESCRIPTION**

The TPS3895, TPS3896, TPS3897, and TPS3898 devices (TPS389x) are a family of very small supervisory circuits that monitor voltage greater than 500 mV with a 0.25% (typical) threshold accuracy and has capacitor-adjustable, delay-time flexibility. The TPS389x family also has a logic enable pin (ENABLE or ENABLE) to power on/off the output. With the TPS3895, for example, when the input voltage pin (SENSE) falls below the threshold, or if the enable pin (ENABLE) is low, then the output pin (SENSE\_OUT) goes low. When SENSE rises above and ENABLE is threshold high, SENSE OUT goes high after the capacitor-adjustable delay time elapses (A version only; for differences between the A and P versions, see Table 1). For truth tables, see Table 2 and Table 3.

For TPS389xA versions, there is a capacitor-adjustable delay from when the enable pin asserts to when the output pin asserts; this period is the same as the delay from SENSE to the output pin. The TPS389xP devices have a fixed propagation delay from when the enable pin asserts to when the output pin asserts.

All devices operate from 1.8 V to 6.5 V and have a low quiescent current of 6  $\mu$ A with an open-drain output rated at 18 V. The TPS389x is available in an ultra-small  $\mu$ SON package and is fully specified over the temperature range of  $T_A = -40^{\circ}$ C to +125°C.

Table 1. FAMILY COMPARISON

DEVICE	ENABLE	OUTPUT	INPUT (SENSE) DELAY	ENABLE DELAY
TPS3895A	Active high	Active high, push-pull	Capacitor adjustable	Capacitor adjustable
TPS3895P	Active high	Active high, push-pull	Capacitor adjustable	150 ns
TPS3896A	Active low	Active low, push-pull	Capacitor adjustable	Capacitor adjustable
TPS3896P	Active low	Active low, push-pull	Capacitor adjustable	150 ns
TPS3897A	Active high	Active high, open-drain	Capacitor adjustable	Capacitor adjustable
TPS3897P	Active high	Active high, open-drain	Capacitor adjustable	150 ns
TPS3898A	Active low	Active low, open-drain	Capacitor adjustable	Capacitor adjustable
TPS3898P	Active low	Active low, open-drain	Capacitor adjustable	150 ns

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



SBVS172 – JULY 2011 www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	DESCRIPTION
	<ul> <li>w is output configuration (see Table 1)</li> <li>x is different delay from enable pin (see Table 1)</li> <li>yyy is package designator</li> <li>z is package quantity</li> </ul>

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

## **ABSOLUTE MAXIMUM RATINGS**(1)

Over operating free-air temperature range (unless otherwise noted).

		VAL	UE	
		MIN	MAX	UNIT
	VCC	-0.3	7	V
Voltage <sup>(2)</sup>	СТ	-0.3	$V_{CC} + 0.3$	V
voltage (=)	ENABLE, SENSE, SENSE_OUT (push-pull)	-0.3	7	V
	SENSE_OUT (open-drain)	-0.3	20	V
Current	SENSE_OUT		±10	mA
Tanana anatuwa	Operating junction, T <sub>J</sub>	-40	+125	°C
Temperature	Storage, T <sub>stg</sub>	-65	+150	°C
Electrostatic discharge rating (3)	Human body model (HBM)		2	kV
Electrostatic discharge rating (*)	Charge device model (CDM)		500	V

Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

- 2) All voltages are with respect to network ground terminal.
- (3) ESD testing is performed according to the respective JESD22 JEDEC standard.

#### THERMAL INFORMATION

		TPS389x	
	THERMAL METRIC <sup>(1)</sup>	DRY (µSON)	UNITS
		6 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	293.8	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	165.1	
$\theta_{JB}$	Junction-to-board thermal resistance	160.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	27.3	C/VV
ΨЈВ	Junction-to-board characterization parameter	65.8	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	65.8	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



www.ti.com SBVS172 – JULY 2011

## **ELECTRICAL CHARACTERISTICS**

Over the operating temperature range of  $T_J = -40^{\circ}C$  to +125°C, and 1.7 V <  $V_{CC}$ < 6.5 V, unless otherwise noted. Typical values are at  $T_J = +25^{\circ}C$  and  $V_{CC} = 3.3$  V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
\/	Complementary	$T_J = -40$ °C to +125°C	1.7		6.5	V
$V_{CC}$	Supply voltage range	$T_J = 0$ °C to +85°C	1.65		6.5	V
V <sub>(POR)</sub>	Power-on reset voltage (1)	$V_{OL}$ (max) = 0.2 V , $I_{OL}$ = 15 $\mu$ A			0.8	V
	Complex compact (into MCC min)	V <sub>CC</sub> = 3.3 V , no load		6	12	μΑ
I <sub>CC</sub>	Supply current (into VCC pin)	V <sub>CC</sub> = 6.5 V , no load		7	12	μΑ
V <sub>IT+</sub>	Positive-going input threshold voltage	V <sub>(SENSE)</sub> rising	0.495	0.5	0.505	V
$V_{hys}$	Hysteresis voltage	V <sub>(SENSE)</sub> falling		5		mV
I <sub>(SENSE)</sub>	Input current <sup>(2)</sup>	V <sub>(SENSE)</sub> = 0 V or V <sub>CC</sub>	-15		15	nA
I <sub>(CT)</sub>	CT pin charge current		260	310	360	nA
V <sub>(CT)</sub>	CT pin comparator threshold voltage		1.180	1.238	1.299	V
R <sub>(CT)</sub>	CT pin pull-down resistance			200		Ω
V <sub>IL</sub>	Low-level input voltage (ENABLE pin)				0.4	V
V <sub>IH</sub>	High-level input voltage (ENABLE pin)		1.4			V
UVLO	Undervoltage lockout <sup>(3)</sup>	V <sub>CC</sub> falling	1.4		1.7	V
I <sub>lkg</sub>	Leakage current	ENABLE = V <sub>CC</sub> or GND	-100		100	nA
_		V <sub>CC</sub> ≥ 1.2 V, I <sub>SINK</sub> = 90 μA (TPS3895/7 only)			0.3	V
$V_{OL}$	Low-level output voltage	V <sub>CC</sub> ≥ 2.25 V, I <sub>SINK</sub> = 0.5 mA			0.3	V
		V <sub>CC</sub> ≥ 4.5 V, I <sub>SINK</sub> = 1 mA			0.4	V
V	Lligh level output voltage (push pull)	V <sub>CC</sub> ≥ 2.25 V, I <sub>SOURCE</sub> = 0.5 mA	0.8V <sub>CC</sub>			V
$V_{OH}$	High-level output voltage (push-pull)	V <sub>CC</sub> ≥ 4.5 V, I <sub>SOURCE</sub> = 1 mA	0.8V <sub>CC</sub>			V
I <sub>lkg(OD)</sub>	Open-drain output leakage current	V <sub>(SENSE_OUT)</sub> high impedance = 18 V			1	μΑ
	SENSE (rising) to SENSE_OUT	$V_{(SENSE)}$ rising, $C_{(CT)}$ = no capacitor		40		μs
t <sub>pd(r)</sub>	propagation delay	$V_{(SENSE)}$ rising, $C_{(CT)} = 0.047 \mu\text{F}$		190		ms
$t_{pd(f)}$	SENSE (falling) to SENSE_OUT propagation delay	V <sub>(SENSE)</sub> falling		16		μs
	Startup delay <sup>(4)</sup>			50		μs
t <sub>w</sub>	ENABLE pin minimum pulse duration		1			μs
	ENABLE pin glitch rejection			100		ns
t <sub>d(off)</sub>	ENABLE to SENSE_OUT delay time (output disabled)	Output enabled to output disabled delay		150		ns
t <sub>d(P)</sub>	ENABLE to SENSE_OUT delay time (P version)	Output disabled to output enabled delay (P version)		150		ns
+	ENABLE to SENSE_OUT delay time	Output disabled to output enabled delay (A version), $C_{(CT)} = no$ capacitor		20		μs
t <sub>d(A)</sub>	(A version)	Output disabled to output enabled delay (A version), $C_{(CT)} = 0.047 \ \mu F$		190		

The lowest supply voltage (V<sub>CC</sub>) at which output is active (SENSE\_OUT is low, SENSE\_OUT is high); t<sub>r</sub>(V<sub>CC</sub>) > 15 μs/V. Below V<sub>(POR)</sub>, the output cannot be determined.

<sup>(2)</sup> Specified by design.

<sup>(3)</sup> When V<sub>CC</sub> falls below the UVLO threshold, the output de-asserts (SENSE\_OUT goes low, SENSE\_OUT goes high). Below V<sub>(POR)</sub>, the output cannot be determined.

<sup>(4)</sup> During power on,  $V_{CC}$  must exceed 1.7 V for at least 50  $\mu$ s (plus propagation delay time,  $t_{pd(r)}$ ) before output is in the correct state.



### **TIMING DIAGRAM**




Figure 1. TPS3895A/TPS3897A Timing

Table 2. TPS3895/7 Truth Table

CONDITION	OUTPUT	STATUS
ENABLE = high, SENSE < V <sub>IT+</sub>	SENSE_OUT = low	Output not asserted
ENABLE = low, SENSE < V <sub>IT+</sub>	SENSE_OUT = low	Output not asserted
ENABLE = low, SENSE > V <sub>IT+</sub>	SENSE_OUT = low	Output not asserted
ENABLE = high, SENSE > V <sub>IT+</sub>	SENSE_OUT = high	Output asserted after delay

Table 3. TPS3896/8 Truth Table

CONDITION	OUTPUT	STATUS
ENABLE = low, SENSE < V <sub>IT+</sub>	SENSE_OUT = high	Output not asserted
ENABLE = high, SENSE < V <sub>IT+</sub>	SENSE_OUT = high	Output not asserted
ENABLE = high, SENSE > V <sub>IT+</sub>	SENSE_OUT = high	Output not asserted
ENABLE = low, SENSE > V <sub>IT+</sub>	SENSE_OUT = low	Output asserted after delay

## **TYPICAL APPLICATION**




Figure 2. TPS3895 Typical Application



www.ti.com SBVS172 – JULY 2011

### **PIN CONFIGURATIONS**

DRY PACKAGE: TPS3895, TPS3897 USON-6 (TOP VIEW)

ENABLE	[1]	6	VCC
GND	2	5	СТ
SENSE	3	4	SENSE_OUT

DRY PACKAGE: TPS3896, TPS3898 USON-6 (TOP VIEW)

		ı
[1]	6	VCC
2	5	СТ
3	4	SENSE_OUT
	2	2 5

## **PIN ASSIGNMENTS**

			FIIA ASSIGNIMENTS
PIN NAME	TPS3895/ TPS3897	TPS3896/ TPS3898	DESCRIPTION
СТ	5	5	Capacitor-adjustable delay. The CT pin offers a user-adjustable delay time. Connecting this pin to a ground referenced capacitor sets the delay time for SENSE rising above 0.5 V to SENSE_OUT (and ENABLE to SENSE_OUT for A version devices). $t_{pd} = (C_{(CT)} \times 4.0 \times 10^6) + 40~\mu s.$
ENABLE	1	_	Active high input. Driving ENABLE low immediately makes SENSE_OUT go low, independent of $V_{(SENSE)}$ . With $V_{(SENSE)}$ already above $V_{IT+}$ , drive ENABLE high to make SENSE_OUT go high after the capacitor-adjustable delay time (A version) or the fixed time (P version).
ENABLE	_	1	Active low input. Driving $\overline{\text{ENABLE}}$ high immediately makes $\overline{\text{SENSE\_OUT}}$ go high, independent of $V_{\text{(SENSE)}}$ . With $V_{\text{(SENSE)}}$ already above $V_{\text{IT+}}$ , drive $\overline{\text{ENABLE}}$ low to make $\overline{\text{SENSE\_OUT}}$ go low after the capacitor-adjustable delay time (A version) or the fixed time (P version).
GND	2	2	Ground
SENSE	3	3	This pin is connected to the voltage that is monitored with the use of external resistor. The output asserts after the capacitor-adjustable delay time when $V_{(SENSE)}$ rises above 0.5 V and ENABLE is asserted. The output de-asserts immediately when $V_{(SENSE)}$ falls below $V_{IT+} - V_{hys}$ .
SENSE_OUT	4	_	SENSE_OUT is an open-drain/push-pull output that is immediately driven low after $V_{(SENSE)}$ falls below $V_{IT+} - V_{hys}$ or the ENABLE input is low. SENSE_OUT goes high after the capacitor-adjustable delay time when $V_{(SENSE)}$ is greater than $V_{IT+}$ and the ENABLE pin is high.
SENSE_OUT	_	4	$\begin{tabular}{ l l l l l l l l l l l l l l l l l l l$
VCC	6	6	Supply voltage input. Connect a 1.7-V to 6.5-V supply to VCC to power the device. It is good analog design practice to place a 0.1-µF ceramic capacitor close to this pin.

24-Jan-2013

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
TPS3895ADRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	UN	Samples
TPS3895ADRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	UN	Samples
TPS3895PDRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	UO	Samples
TPS3895PDRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	UO	Samples
TPS3896ADRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	UJ	Samples
TPS3896ADRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	UJ	Samples
TPS3896PDRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	UK	Samples
TPS3896PDRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	UK	Samples
TPS3897ADRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	UL	Samples
TPS3897ADRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	UL	Samples
TPS3897PDRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	UM	Samples
TPS3897PDRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	UM	Samples
TPS3898ADRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	UH	Samples
TPS3898ADRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	UH	Samples
TPS3898PDRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	UI	Samples
TPS3898PDRYT	ACTIVE	SON	DRY	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	UI	Sample

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE**: Product device recommended for new designs.



## PACKAGE OPTION ADDENDUM

24-Jan-2013

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Only one of markings shown within the brackets will appear on the physical device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Mar-2013

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3895ADRYR	SON	DRY	6	5000	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPS3895ADRYT	SON	DRY	6	250	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPS3895PDRYR	SON	DRY	6	5000	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPS3895PDRYT	SON	DRY	6	250	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPS3896ADRYR	SON	DRY	6	5000	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPS3896ADRYT	SON	DRY	6	250	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPS3896PDRYR	SON	DRY	6	5000	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPS3896PDRYT	SON	DRY	6	250	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPS3897ADRYR	SON	DRY	6	5000	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPS3897ADRYT	SON	DRY	6	250	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPS3897PDRYR	SON	DRY	6	5000	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPS3897PDRYT	SON	DRY	6	250	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPS3898ADRYR	SON	DRY	6	5000	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPS3898ADRYT	SON	DRY	6	250	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPS3898PDRYR	SON	DRY	6	5000	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
TPS3898PDRYT	SON	DRY	6	250	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1

www.ti.com 14-Mar-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3895ADRYR	SON	DRY	6	5000	203.0	203.0	35.0
TPS3895ADRYT	SON	DRY	6	250	203.0	203.0	35.0
TPS3895PDRYR	SON	DRY	6	5000	203.0	203.0	35.0
TPS3895PDRYT	SON	DRY	6	250	203.0	203.0	35.0
TPS3896ADRYR	SON	DRY	6	5000	203.0	203.0	35.0
TPS3896ADRYT	SON	DRY	6	250	203.0	203.0	35.0
TPS3896PDRYR	SON	DRY	6	5000	203.0	203.0	35.0
TPS3896PDRYT	SON	DRY	6	250	203.0	203.0	35.0
TPS3897ADRYR	SON	DRY	6	5000	203.0	203.0	35.0
TPS3897ADRYT	SON	DRY	6	250	203.0	203.0	35.0
TPS3897PDRYR	SON	DRY	6	5000	203.0	203.0	35.0
TPS3897PDRYT	SON	DRY	6	250	203.0	203.0	35.0
TPS3898ADRYR	SON	DRY	6	5000	203.0	203.0	35.0
TPS3898ADRYT	SON	DRY	6	250	203.0	203.0	35.0
TPS3898PDRYR	SON	DRY	6	5000	203.0	203.0	35.0
TPS3898PDRYT	SON	DRY	6	250	203.0	203.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.

The exposed lead frame feature on side of package may or may not be present due to alternative lead frame designs.

E. This package complies to JEDEC MO-287 variation UFAD.

 $frac{f}{K}$  See the additional figure in the Product Data Sheet for details regarding the pin 1 identifier shape.



# DRY (R-PUSON-N6)

## PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>