

SC16IS752/SC16IS762

Dual UART with I²C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA (versions 1.0 and 1.1) built-in support

Rev. 01.12 — 19 September 2005

Preliminary data sheet

1. General description

The SC16IS752/SC16IS762 is an I²C-bus/SPI bus interface, dual-channel high performance UART offering data rates up to 5 Mbit/s, low operating and sleeping current; it also provides the application with 8 additional programmable I/O pins. The device comes in very small HVQFN32 and TSSOP28 packages, which makes it ideally suitable for hand-held, battery operated applications.

Functionally and electrically SC16IS752 is identical to SC16IS762, except the SC16IS752 supports IrDA speeds up to 115.2 kbit/s, while SC16IS762 supports IrDA speeds up to 1.152 Mbit/s.

The SC16IS752/SC16IS762's internal register set is backward compatible with the widely used and widely popular 16C450. This allows the software to be easily written or ported from another platform.

The SC16IS752/SC16IS762 also provides additional advanced features such as auto hardware and software flow control, automatic RS-485 support and software reset. This allows the software to reset the UART at any moment, independent of the hardware reset signal.

2. Features

2.1 General features

- Dual full-duplex UART
- I²C-bus or SPI interface selectable
- 3.3 V or 2.5 V operation
- Industrial temperature range: –40 °C to +85 °C
- 64 bytes FIFO (transmitter and receiver)
- Fully compatible with industrial standard 16C450 and equivalent
- Baud rates up to 5 Mbit/s in 16x clock mode
- Auto hardware flow control using RTS/CTS
- Auto software flow control with programmable Xon/Xoff characters
- Single or double Xon/Xoff characters
- Automatic RS-485 Support (automatic slave address detection)
- Up to eight programmable I/O pins
- RS-485 driver direction control via RTS signal
- RS-485 driver direction control inversion
- Built-in IrDA encoder and decoder interface





- SC16IS762 supports IrDA speeds up to 1.152 Mbit/s
- Software reset
- Transmitter and receiver can be enabled/disabled independent of each other
- Receive and Transmit FIFO levels
- Programmable special character detection
- Fully programmable character formatting
 - ◆ 5, 6, 7 or 8-bit character
 - Even, odd, or no parity
 - 1, $1\frac{1}{2}$, or 2 stop bit
- Line break generation and detection
- Internal loop-back mode
- Sleep current less than 30 μA at 3.3 V
- Industrial and commercial temperature ranges
- 5 V tolerant inputs
- Available in HVQFN32 and TSSOP28 packages

2.2 I²C-bus features

- Noise filter on SCL/SDA inputs
- 400 kbit/s (maximum)
- Compliant with I²C-bus Fast speed
- Slave mode only

2.3 SPI features

- 4 Mbit/s maximum speed
- Slave mode only
- SPI Mode 0

Applications

- Factory automation and process control
- Portable and battery operated devices
- Cellular data devices


Ordering information

Ordering information Table 1:

Type number	Package		
	Name	Description	Version
SC16IS752IPW	TSSOP28	plastic thin shrink small outline package; 28 leads; body width 4.4 mm	SOT361-1
SC16IS762IPW	TSSOP28	plastic thin shrink small outline package; 28 leads; body width 4.4 mm	SOT361-1
SC16IS752IBS	HVQFN32	plastic thermal enhanced very thin quad flat package; no leads; 32 terminals	SOT617-3
SC16IS762IBS	HVQFN32	plastic thermal enhanced very thin quad flat package; no leads; 32 terminals	SOT617-3


9397 750 14333


Block diagram



Pinning information

Pinning 6.1







6.2 Pin description

Pin description Table 2:

Philips Sen	niconduc	tors		SC16IS752/SC16IS762 Dual UART with I ² C-bus/SPI interface, 64-byte FIFOs, IrDA Description
				Dual OANT Will I-C-bus/SFT Interface, 64-byte-17-05, 1104
	6.2 Pir	n descript	ion	Opt Opt
Table 2: Pin	description			one on
Symbol	Pin		Туре	Description
	TSSOP28	HVQFN32	''	·
CS/A0	10	7	I	SPI chip select or I ² C-bus device address select A0. If SPI configuration is selected by I2C/SPI pin, this pin is the SPI chip select pin (Schmitt-trigger active LOW). If I ² C-bus configuration is selected by I2C/SPI pin, this pin along with A1 pin allows user to change the device's base address.
				To select the device address, please refer to Table 32.
CTSA	2	31	l	UART clear to send (active LOW). A logic 0 (LOW) on the CTSA pin indicates the modem or data set is ready to accept transmit data from the SC16IS752/SC16IS762. Status can be tested by reading MSR[4]. This pin only affects the transmit and receive operations when Auto-CTS function is enabled via the Enhanced Feature Register EFR[7] for hardware flow control operation.
CTSB	16	15	l	UART clear to send (active LOW), channel B. A logic 0 on the $\overline{\text{CTSB}}$ pin indicates the modem or data set is ready to accept transmit data from the SC16IS752/SC16IS762. Status can be tested by reading MSR[4]. This pin only affects the transmit and receive operations when Auto- $\overline{\text{CTS}}$ function is enabled via the Enhanced Feature Register EFR[7] for hardware flow control operation.
2C/ SPI	9	6	I	I ² C-bus or SPI interface select. I ² C-bus interface is selected if this pin is at logic HIGH. SPI interface is selected if this pin is at logic LOW.
RQ	15	14	0	Interrupt (open-drain, active LOW). Interrupt is enabled when interrupt sources are enabled in the Interrupt Enable Register (IER). Interrupt conditions include: change of state of the input pins, receiver errors, available receiver buffer data, available transmit buffer space, or when a modem status flag is detected. An external resistor (1 $k\Omega$ for 3.3 V, 1.5 $k\Omega$ for 2.5 V) must be connected between this pin and V_{DD} .
SI/A1	11	8	1	SPI data input pin or I ² C-bus device address select A1. If SPI configuration is selected by I2C/ SPI pin, this is the SPI data input pin. If I ² C-bus configuration is selected by I2C/ SPI pin, this pin along with the A0 pin allows user to change the slave base address. To select the device address, please refer to <u>Table 32</u> .
so	12	9	0	SPI data output pin. If SPI configuration is selected by I2C/SPI pin, this is a 3-stateable output pin. If I2C-bus configuration is selected by the I2C/SPI pin, this pin is undefined and must be left as no connect.
SCL/SCLK	13	10	ı	I ² C-bus or SPI input clock.
DA	14	11	I/O	I 2 C-bus data input/output, open-drain if I 2 C-bus configuration is selected by I 2 C/SPI pin. If SPI configuration is selected, this is not used and must be connected to 2 CD.
PIO0/DSRB	18	17	I/O	Programmable I/O pin or modem DSRB 11
PIO1/DTRB	19	18	I/O	Programmable I/O pin or modem DTRB 11
PIO2/CDB	20	19	I/O	Programmable I/O pin or modem CDB [1]
PIO3/RIB	21	20	I/O	Programmable I/O pin or modem RIB 11
PIO4/DSRA	25	24	I/O	Programmable I/O pin or modem DSRA 2
GPIO5/DTRA	26	25	I/O	Programmable I/O pin or modem DTRA 2
iPIO6/CDA	27	26	I/O	Programmable I/O pin or modem CDA [2]
PIO7/RIA	28	27	I/O	Programmable I/O pin or modem RIA 2



Table 2: Pin description ... continued

Philips	Semiconduc	tors		SC16IS752/SC16IS762
				SC16IS752/SC16IS762 Dual UART with I ² C-bus/SPI interface, 64-byte FIFOs, IrDA
Table 2:	Pin description	continued		
Symbol	Pin		Type	Description
	TSSOP28	HVQFN32		W ₁
RESET	5	2	I	Hardware reset (active LOW) [3]
RTSA	1	30	0	Hardware reset (active LOW) [3] UART request to send (active LOW), channel A. A logic 0 on the RTSA pin indicates the transmitter has data ready and waiting to send. Writing a logic 1 in the modem control register MCR[1] will set this pin to a logic 0, indicating data is available. After a reset this pin is set to a logic 1. This pin only affects the transmit and receive operations when Auto-RTS function is enabled via the Enhanced Feature Register (EFR[6]) for hardware flow control operation.
RTSB	17	16	0	UART request to send (active LOW), channel B. A logic 0 on the RTSB pin indicates the transmitter has data ready and waiting to send. Writing a logic 1 in the modem control register MCR[1] will set this pin to a logic 0, indicating data is available. After a reset this pin is set to a logic 1. This pin only affects the transmit and receive operations when Auto-RTS function is enabled via the Enhanced Feature Register (EFR[6]) for hardware flow control operation.
RXA	4	1	I	Channel A receiver input. During the local loop-back mode, the RXA input pin is disabled and TXA data is connected to the UART RXA input internally.
RXB	24	23	I	Channel B receiver input. During the local loop-back mode, the RXB input pin is disabled and TXB data is connected to the UART RXB input internally.
TXA	3	32	0	Channel A transmitter output. During the local loop-back mode, the TXA output pin is disabled and TXA data is internally connected to the UART RXA input.
TXB	23	22	0	Channel B transmitter output. During the local loop-back mode, the TXB output pin is disabled and TXB data is internally connected to the UART RXB input.
V_{DD}	8	5, 13, 28	T	Power supply
V _{SS}	22	12, 21, 29	-	Ground
V _{SS}	- 40	center pad	-	The center pad on the back side of the HVQFN32 package is metallic and should be connected to ground on the printed-circuit board.
XTAL1	6	3	I	Crystal input or external clock input. A crystal can be connected between XTAL1 and XTAL2 to form an internal oscillator circuit (see Figure 11). Alternatively, an external clock can be connected to this pin.
XTAL2	7	4	0	Crystal output. (See also XTAL1.) XTAL2 is used as a crystal oscillator output.

^[1] Selectable with IOControl register bit 2.

^[2] Selectable with IOControl register bit 1.

^[3] See Section 7.4 "Hardware Reset, Power-On Reset (POR) and Software Reset"

Dual UART with I²C-bus/SPI interface, 64-byte FIFOs, IrDA

7. Functional description

The UART will perform serial-to-l²C conversion on data characters received from peripheral devices or modems, and l²C-to-serial conversion on data characters transmitted by the host. The complete status the SC16IS752/SC16IS762 UART can be read at any time during functional operation by the host.

The SC16IS752/SC16IS762 can be placed in an alternate mode (FIFO mode) relieving the host of excessive software overhead by buffering received/transmitted characters. Both the receiver and transmitter FIFOs can store up to 64 characters (including three additional bits of error status per character for the receiver FIFO) and have selectable or programmable trigger levels.

The SC16IS752/SC16IS762 has selectable hardware flow control and software flow control. Hardware flow control significantly reduces software overhead and increases system efficiency by automatically controlling serial data flow using the $\overline{\text{RTS}}$ output and $\overline{\text{CTS}}$ input signals. Software flow control automatically controls data flow by using programmable Xon/Xoff characters.

The UART includes a programmable baud rate generator that can divide the timing reference clock input by a divisor between 1 and $(2^{16} - 1)$.

7.1 Trigger levels

The SC16IS752/SC16IS762 provides independently selectable and programmable trigger levels for both receiver and transmitter interrupt generation. After reset, both transmitter and receiver FIFOs are disabled and so, in effect, the trigger level is the default value of one character. The selectable trigger levels are available via the FCR. The programmable trigger levels are available via the TLR. If TLR bits are cleared, then selectable trigger level in FCR is used. If TLR bits are not cleared, then programmable trigger level in TLR is used.

7.2 Hardware flow control

Hardware flow control is comprised of Auto- $\overline{\text{CTS}}$ and Auto- $\overline{\text{RTS}}$ (see Figure 4). Auto- $\overline{\text{CTS}}$ and Auto- $\overline{\text{RTS}}$ can be enabled/disabled independently by programming EFR[7:6].

With Auto-CTS, CTS must be active before the UART can transmit data.

Auto- $\overline{\text{RTS}}$ only activates the $\overline{\text{RTS}}$ output when there is enough room in the FIFO to receive data and de-activates the $\overline{\text{RTS}}$ output when the RX FIFO is sufficiently full. The halt and resume trigger levels in the TCR determine the levels at which $\overline{\text{RTS}}$ is activated/deactivated. If TCR bits are cleared, then selectable trigger levels in FCR are used in place of TCR.

If both Auto- $\overline{\text{CTS}}$ and Auto- $\overline{\text{RTS}}$ are enabled, when $\overline{\text{RTS}}$ is connected to $\overline{\text{CTS}}$, data transmission does not occur unless the receiver FIFO has empty space. Thus, overrun errors are eliminated during hardware flow control. If not enabled, overrun errors occur if the transmit data rate exceeds the receive FIFO servicing latency.





Fig 4. Autoflow control (Auto-RTS and Auto-CTS) example


7.2.1 Auto-RTS

Figure 5 shows RTS functional timing. The receiver FIFO trigger levels used in Auto-RTS are stored in the TCR. RTS is active if the RX FIFO level is below the halt trigger level in TCR[3:0]. When the receiver FIFO halt trigger level is reached, RTS is deasserted. The sending device (for example, another UART) may send an additional character after the trigger level is reached (assuming the sending UART has another character to send) because it may not recognize the deassertion of RTS until it has begun sending the additional character. RTS is automatically reasserted once the receiver FIFO reaches the resume trigger level programmed via TCR[7:4]. This reassertion allows the sending device to resume transmission.



7.2.2 Auto-CTS

Figure 6 shows CTS functional timing. The transmitter circuitry checks CTS before sending the next data character. When CTS is active, the transmitter sends the next character. To stop the transmitter from sending the following character, CTS must be deasserted before the middle of the last stop bit that is currently being sent. The auto-CTS function reduces interrupts to the host system. When flow control is enabled, CTS level changes do not trigger host interrupts because the device automatically controls its own transmitter. Without auto-CTS, the transmitter sends any data present in the transmit FIFO and a receiver overrun error may result.



- (1) When CTS is LOW, the transmitter keeps sending serial data out.
- (2) When CTS goes HIGH before the middle of the last stop bit of the current character, the transmitter finishes sending the current character, but it does not send the next character.
- (3) When CTS goes from HIGH to LOW, the transmitter begins sending data again.

Fig 6. CTS functional timing

7.3 Software flow control

Software flow control is enabled through the enhanced feature register and the modem control register. Different combinations of software flow control can be enabled by setting different combinations of EFR[3:0]. Table 3 shows software flow control options.

Software flow control options (EFR[3:0]) Table 3:

EFR[3]	EFR[2]	EFR[1]	EFR[0]	TX, RX software flow control
0	0	Χ	Χ	no transmit flow control
1	0	Χ	Χ	transmit Xon1, Xoff1
0	1	Χ	Χ	transmit Xon2, Xoff2
1	1	Χ	Χ	transmit Xon1 and Xon2, Xoff1 and Xoff2
X	Χ	0	0	no receive flow control
Χ	Χ	1	0	receiver compares Xon1, Xoff1
Χ	Χ	0	1	receiver compares Xon2, Xoff2
1	0	1	1	transmit Xon1, Xoff1
				receiver compares Xon1 or Xon2, Xoff1 or Xoff2
0	1	1	1	transmit Xon2, Xoff2
				receiver compares Xon1 or Xon2, Xoff1 or Xoff2
1	1	1	1	transmit Xon1 and Xon2, Xoff1 and Xoff2
				receiver compares Xon1 and Xon2, Xoff1 and Xoff2
0	0	1	1	no transmit flow control
				receiver compares Xon1 and Xon2, Xoff1 and Xoff2

Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA

There are two other enhanced features relating to software flow control:

- Xon Any function (MCR[5]): Receiving any character will resume operation after recognizing the Xoff character. It is possible that an Xon1 character is recognized as an Xon Any character, which could cause an Xon2 character to be written to the RX FIFO.
- Special character (EFR[5]): Incoming data is compared to Xoff2. Detection of the special character sets the Xoff interrupt (IIR[4]) but does not halt transmission. The Xoff interrupt is cleared by a read of the IIR. The special character is transferred to the RX FIFO.

7.3.1 RX

When software flow control operation is enabled, the SC16IS752/SC16IS762 will compare incoming data with Xoff1/Xoff2 programmed characters (in certain cases, Xoff1 and Xoff2 must be received sequentially). When the correct Xoff characters are received, transmission is halted after completing transmission of the current character. Xoff detection also sets IIR[4] (if enabled via IER[5]) and causes $\overline{\text{IRQ}}$ to go LOW.

To resume transmission, an Xon1/Xon2 character must be received (in certain cases Xon1 and Xon2 must be received sequentially). When the correct Xon characters are received, IIR[4] is cleared, and the Xoff interrupt disappears.


7.3.2 TX

Xoff1/Xoff2 character is transmitted when the RX FIFO has passed the HALT trigger level programmed in TCR[3:0], or the selectable trigger level in FCR[7:6].

Xon1/Xon2 character is transmitted when the RX FIFO reaches the RESUME trigger level programmed in TCR[7:4], or falls below the lower selectable trigger level in FCR[7:6].

The transmission of Xoff/Xon(s) follows the exact same protocol as transmission of an ordinary character from the FIFO. This means that even if the word length is set to be 5, 6, or 7 bits, then the 5, 6, or 7 least significant bits of Xoff1/Xoff2, Xon1/Xon2 will be transmitted. (Note that the transmission of 5, 6, or 7 bits of a character is seldom done, but this functionality is included to maintain compatibility with earlier designs.)

It is assumed that software flow control and hardware flow control will never be enabled simultaneously. Figure 7 shows an example of software flow control.



Dual UART with I²C-bus/SPI interface, 64-byte FIFOs, IrDA

7.4 Hardware Reset, Power-On Reset (POR) and Software Reset

These three reset methods are identical and will reset the internal registers as indicated in Table 4.

Table 4 summarizes the state of register after reset.

Table 4: Register reset

All bits cleared.
Bit 0 is set. All other bits cleared.
All bits cleared.
Reset to 00011101 (1Dh).
All bits cleared.
Bits 5 and 6 set. All other bits cleared.
Bits 3:0 cleared. Bits 7:4 input signals.
All bits cleared.
Pointer logic cleared.
Pointer logic cleared.
All bits cleared.
All bits cleared.
Reset to 01000000 (40h).
All bits cleared

^[1] Registers DLL, DLH, SPR, Xon1, Xon2, Xoff1, Xoff2 are not reset by the top-level reset signal RESET, POR and Software Reset, that is, they hold their initialization values during reset.

Table 5 summarizes the state of output signals after reset.

Table 5: Output signals after reset

Signal	Reset state
TX	HIGH
RTS	HIGH
I/Os	inputs
ĪRQ	HIGH by external pull-up

Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA

7.5 Interrupts

The SC16IS752/SC16IS762 has interrupt generation and prioritization (seven prioritized levels of interrupts) capability. The interrupt enable registers (IER and IOIntEna) enable each of the seven types of interrupts and the \overline{IRQ} signal in response to an interrupt generation. When an interrupt is generated, the IIR indicates that an interrupt is pending and provides the type of interrupt through IIR[5:0]. <u>Table 6</u> summarizes the interrupt control functions.

Table 6: Summary of interrupt control functions

IIR[5:0]	Priority level	Interrupt type	Interrupt source
000001	none	none	None
000110	1	receiver line status	OE, FE, PE, or BI errors occur in characters in the RX FIFO
001100	2	RX time-out	Stale data in RX FIFO
000100	2	RHR interrupt	Receive data ready (FIFO disable) or RX FIFO above trigger level (FIFO enable)
000010	3	THR interrupt	Transmit FIFO empty (FIFO disable) or TX FIFO passes above trigger level (FIFO enable)
000000	4	modem status	Change of state of modem input pins
001110	5	I/O pins	Input pins change of state
010000	6	Xoff interrupt	Receive Xoff character(s)/ special character
100000	7	CTS, RTS	RTS pin or CTS pin change state from active (LOW) to inactive (HIGH)


It is important to note that for the framing error, parity error, and break conditions, LSR[7] generates the interrupt. LSR[7] is set when there is an error anywhere in the RX FIFO, and is cleared only when there are no more errors remaining in the FIFO. LSR[4:2] always represent the error status for the received character at the top of the RX FIFO. Reading the RX FIFO updates LSR[4:2] to the appropriate status for the new character at the top of the FIFO. If the RX FIFO is empty, then LSR[4:2] are all zeros.

For the Xoff interrupt, if an Xoff flow character detection caused the interrupt, the interrupt is cleared by an Xon flow character detection. If a special character detection caused the interrupt, the interrupt is cleared by a read of the IIR.

Dual UART with I²C-bus/SPI interface, 64-byte FIFOs, IrDA


7.5.1 Interrupt mode operation

In interrupt mode (if any bit of IER[3:0] is 1) the host is informed of the status of the receiver and transmitter by an interrupt signal, IRQ. Therefore, it is not necessary to continuously poll the line status register (LSR) to see if any interrupt needs to be serviced. Figure 8 shows interrupt mode operation.



7.5.2 Polled mode operation

In polled mode (IER[3:0] = 0000) the status of the receiver and transmitter can be checked by polling the line status register (LSR). This mode is an alternative to the FIFO interrupt mode of operation where the status of the receiver and transmitter is automatically known by means of interrupts sent to the CPU. Figure 9 shows FIFO polled mode operation.



7.6 Sleep mode

Sleep mode is an enhanced feature of the SC16IS752/SC16IS762 UART. It is enabled when EFR[4], the enhanced functions bit, is set and when IER[4] is set. Sleep mode is entered when:

- The serial data input line, RX, is idle (see Section 7.7 "Break and time-out conditions").
- The TX FIFO and TX shift register are empty.
- There are no interrupts pending except THR.

Remark: Sleep mode will not be entered if there is data in the RX FIFO.

In Sleep mode, the clock to the UART is stopped. Since most registers are clocked using these clocks, the power consumption is greatly reduced. The UART will wake up when any change is detected on the RX line, when there is any change in the state of the modem input pins, or if data is written to the TX FIFO.

Remark: Writing to the divisor latches DLL and DLH to set the baud clock must not be done during sleep mode. Therefore, it is advisable to disable sleep mode using IER[4] before writing to DLL or DLH.

7.7 Break and time-out conditions

When the UART receives a number of characters and these data are not enough to set off the receive interrupt (because they do not reach the receive trigger level), the UART will generate a time-out interrupt instead, 4 character times after the last character is received. The time-out counter will be reset at the center of each stop bit received or each time the receive FIFO is read.

A break condition is detected when the RX pin is pulled LOW for a duration longer than the time it takes to send a complete character plus Start, Stop and Parity bits. A break condition can be sent by setting LCR[6], when this happens the TX pin will be pulled low until LSR[6] is cleared by the software.

Programmable baud rate generator

The SC16IS752/SC16IS762 UART contains a programmable baud generator that takes any clock input and divides it by a divisor in the range between 1 and $(2^{16} - 1)$. An additional divide-by-4 prescaler is also available and can be selected by MCR[7], as shown in Figure 10. The output frequency of the baud rate generator is 16 \times the baud rate. The formula for the divisor is:


$$divisor = \frac{\left(\frac{\text{XTAL1 crystal input frequency}}{\text{prescaler}}\right)}{\text{desired baud rate} \times 16}$$
 (1)

where:

prescaler = 1, when MCR[7] is set to '0' after reset (divide-by-1 clock selected) prescaler = 4, when MCR[7] is set to '1' after reset (divide-by-4 clock selected)

Remark: The default value of prescaler after reset is divide-by-1.

Figure 10 shows the internal prescaler and baud rate generator circuitry.



DLL and DLH must be written to in order to program the baud rate. DLL and DLH are the least significant and most significant byte of the baud rate divisor. If DLL and DLH are both zero, the UART is effectively disabled, as no baud clock will be generated.

Remark: The programmable baud rate generator is provided to select both the transmit and receive clock rates.

Table 7 and Table 8 show the baud rate and divisor correlation for crystal with frequency 1.8432 MHz and 3.072 MHz, respectively.

Figure 11 shows the crystal clock circuit reference.

Table 7: Baud rates using a 1.8432 MHz crystal

Desired baud rate (bit/s)	Divisor used to generate 16× clock	Percent error difference between desired and actual
50	2304	0
75	1536	0
110	1047	0.026
134.5	857	0.058
150	768	0
300	384	0
600	192	0
1200	96	0
1800	64	0
2000	58	0.69
2400	48	0
3600	32	0
4800	24	0
7200	16	0
9600	12	0
19200	6	0
38400	3	0
56000	2	2.86

Baud rates using a 3.072 MHz crystal Table 8:

uctors	SC16	6IS752/SC16IS762
Table 8: Baud rate	Dual UART with I ² C-bus s using a 3.072 MHz crystal	s/SPI interface, 64-byte FIFOs, IrDA
Desired baud rate (bit/s)	Divisor used to generate 16× clock	Percent error difference between desired and actual 0 0 0 0.026
50	2304	0 %
75	2560	0
110	1745	0.026
134.5	1428	0.034
150	1280	0
300	640	0
600	320	0
1200	160	0
1800	107	0.312
2000	96	0
2400	80	0
3600	53	0.628
4800	40	0
7200	27	1.23
9600	20	0
19200	10	0
38400	5	0
		




Fig 11. Crystal oscillator circuit reference



Register descriptions

Register map - read/write properties

ductors		SC16	SPI interface, 64-byte FIFOs, IrDA are shown in Table 9. Write mode Transmit Holding Register (THR) Interrupt Enable Register
		Dual UART with I ² C-bus/	SPI interface, 64-byte FIFOs, IrDA
escriptio	ons		(2, (2, (2, (2, (2, (2, (2, (2, (2, (2,
The progra	ammi	ng combinations for register selection	are shown in Table 9.
Table 9:	Regi	ster map - read/write properties	OLL OLL
Register na	ame	Read mode	Write mode
RHR/THR		Receive Holding Register (RHR)	Transmit Holding Register (THR)
IER		Interrupt Enable Register (IER)	Interrupt Enable Register
IIR/FCR		Interrupt Identification Register (IIR)	FIFO Control Register (FCR)
LCR		Line Control Register (LCR)	Line Control Register
MCR		Modem Control Register (MCR) [1]	Modem Control Register [1]
LSR		Line Status Register (LSR)	n/a
MSR		Modem Status Register (MSR)	n/a
SPR		Scratchpad Register (SPR)	Scratchpad Register
TCR		Transmission Control Register (TCR)	Transmission Control Register [2]
TLR		Trigger Level Register (TLR)일	Trigger Level Register 2
TXLVL		Transmit FIFO Level Register	n/a
RXLVL		Receive FIFO Level Register	n/a
IODir		I/O pin Direction Register	I/O pin Direction Register
IOState		I/O pin States Register	n/a
IOIntEna		I/O Interrupt Enable Register	Interrupt Enable Register
IOControl		I/O pins Control Register	I/O pins Control Register
EFCR		Extra Features Register	Extra Features Register
DLL		Divisor Latch LSB (DLL) 3	Divisor Latch LSB 3
DLH	6	Divisor Latch MSB (DLH) 3	Divisor Latch MSB 3
EFR		Enhanced Feature Register (EFR) [4]	Enhanced Feature Register [4]
XON1		Xon1 word [4]	Xon1 word [4]
XON2		Xon2 word [4]	Xon2 word 4
XOFF1		Xoff1 word 4	Xoff1 word 4
XOFF2		Xoff2 word 4	Xoff2 word 4

MCR[7] can only be modified when EFR[4] is set.

Accessible only when ERF[4] = 1 and MCR[2] = 1, that is, EFR[4] and MCR[2] are read/write enables.

Accessible only when LCR[7] is logic 1.

^[4] Accessible only when LCR is set to 10111111b (BFh).



Table 10: SC16IS752/SC16IS762 internal registers

				0	Dual UART	with I ² C-I	16IS75	erface, 64-l	oyte FIFO	s, IrDA
Table 10:	SC16IS752	2/SC16IS76	32 internal i		16IS7E		COST CC	DOL (
Register address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R/W R W
General r	egister set [1	<u>1</u>								30,
0x00	RHR	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R
0x00	THR	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	W
0x01	IER	CTS interrupt enable [2]	RTS interrupt enable [2]	Xoff [2]	sleep mode [2]	modem status interrupt	receive line status interrupt	THR empty interrupt	Rx data available interrupt	R/W
0x02	FCR	RX trigger level (MSB)	RX trigger level (LSB)	TX trigger level (MSB)[2]	TX trigger level (LSB) [2]	reserved [3]	TX FIFO reset [4]	RX FIFO reset 4	FIFO enable	W
0x02	IIR <u></u> 5	FIFO enable	FIFO enable	interrupt priority bit 4 [2]	interrupt priority bit 3 [2]	interrupt priority bit 2	interrupt priority bit 1	interrupt priority bit 0	interrupt status	R
0x03	LCR	divisor latch enable	set break	set parity	even parity	parity enable	stop bit	word length bit 1	word length bit 0	R/W
0x04	MCR	clock divisor [2]	IrDA mode enable [2]	Xon Any [2]	loop-back enable	reserved [3]	TCR and TLR enable [2]	RTS	DTR/ (IO5)	R/W
0x05	LSR	FIFO data error	THR and TSR empty	THR empty	break interrupt	framing error	parity error	overrun error	data in receiver	R
0x06	MSR	CD	RI	DSR	CTS	ΔCD	ΔRI	ΔDSR	ΔCTS	R
0x07	SPR	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
)x06	TCR 6	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
0x07	TLR 6	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
80xC	TXLVL	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R
0x09	RXLVL	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R
0x0A	IODir 🔼	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
0x0B	IOState 🔼	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
0x0C	IOIntEna	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
0x0D	reserved [3]	reserved [3]	reserved [3]	reserved [3]	reserved [3]	reserved [3]	reserved [3]	reserved [3]	reserved [3]	
0x0E	IOControl [7]	reserved [3]	reserved	reserved [3]	reserved [3]	UART software reset	I/O[3:0] or RIB, CDB, DTRB, DSRB	I/O[7:4] or RIA, CDA, DTRA, DSRA	latch	R/W
0x0F	EFCR	IrDA mode (slow/ fast) [8]	reserved [3]	auto RS-485 RTS output inversion	auto RS-485 RTS direction control	reserved [3]	transmitter disable	receiver disable	9-bit mode enable	R/W
Special re	egister set [9	l								
0x00	DLL	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
0x01	DLH	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W



Table 10: SC16IS752/SC16IS762 internal registers ... continued

Philips S	Semicon SC16IS752						16IS75	~~~	-202	റ ?റ.
Register address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R/W
Enhanced	register se	t [10]		I	l					190, 190
0x02	EFR	Auto CTS	Auto RTS	Special character detect	Enable enhanced functions	software flow control bit 3	software flow control bit 2	software flow control bit 1	software flow control bit 0	R/W
0x04	Xon1	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
0x05	Xon2	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
0x06	Xoff1	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W
0x07	Xoff2	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	R/W

- [1] These registers are accessible only when LCR[7] = 0.
- [2] This bit can only be modified if register bit EFR[4] is enabled.
- These bits are reserved and should be set to 0.
- After Receive FIFO or Transmit FIFO reset (through FCR [1:0]), the user must wait at least 2 × T_{period} of XTAL1 before reading or writing data to RHR and THR respectively.
- Burst reads on the serial interface (that is, reading multiple elements on the I²C-bus without a STOP or repeated START condition, or reading multiple elements on the SPI bus without de-asserting the CS pin), should not be performed on the IIR register.
- [6] These registers are accessible only when EFR[4] = 1, and MCR[2] = 1.
- [7] These registers apply to both channels.
- [8] IrDA mode slow/fast for SC16IS762, slow only for SC16IS752.
- [9] The Special Register set is accessible only when LCR[7] = 1 and not 0xBF.
- [10] Enhanced Feature Registers are only accessible when LCR = 0xBF.

8.1 Receive Holding Register (RHR)

The receiver section consists of the Receiver Holding Register (RHR) and the Receiver Shift Register (RSR). The RHR is actually a 64-byte FIFO. The RSR receives serial data from the RX terminal. The data is converted to parallel data and moved to the RHR. The receiver section is controlled by the Line Control Register. If the FIFO is disabled, location zero of the FIFO is used to store the characters.

8.2 Transmit Holding Register (THR)

The transmitter section consists of the Transmit Holding Register (THR) and the Transmit Shift Register (TSR). The THR is actually a 64-byte FIFO. The THR receives data and shifts it into the TSR, where it is converted to serial data and moved out on the TX terminal. If the FIFO is disabled, the FIFO is still used to store the byte. Characters are lost if overflow occurs.

8.3 FIFO Control Register (FCR)

This is a write-only register that is used for enabling the FIFOs, clearing the FIFOs, setting transmitter and receiver trigger levels. Table 11 shows FIFO Control Register bit settings.

Table 11: FIFO Control Register bits description

Table 11.	The Control Register bits description			
Bit	Symbol	Description		
7:6	FCR[7] (MSB), FCR[6] (LSB)	RX trigger. Sets the trigger level for the RX FIFO. 00 = 8 characters 01 = 16 characters 10 = 56 characters 11 = 60 characters		
5:4	FCR[5] (MSB), FCR[4] (LSB)	TX trigger. Sets the trigger level for the TX FIFO. 00 = 8 spaces 01 = 16 spaces 10 = 32 spaces 11 = 56 spaces FCR[5:4] can only be modified and enabled when EFR[4] is set. This is because the transmit trigger level is regarded as an enhanced function.		
3	FCR[3]	reserved		
2	FCR[2][1]	Reset TX FIFO. logic 0 = no FIFO transmit reset (normal default condition) logic 1 = clears the contents of the transmit FIFO and resets the FIFO level logic (the Transmit Shift Register is not cleared or altered). This bit will return to a logic 0 after clearing the FIFO.		
1	FCR[1][1]	Reset RX FIFO logic 0 = no FIFO receive reset (normal default condition) logic 1 = clears the contents of the receive FIFO and resets the FIFO level logic (the Receive Shift Register is not cleared or altered). This bit will return to a logic 0 after clearing the FIFO.		
0	FCR[0]	FIFO enable logic 0 = disable the transmit and receive FIFO (normal default condition) logic 1 = enable the transmit and receive FIFO		

^[1] FIFO reset logic requires at least two XTAL1 clocks, therefore, they cannot be reset without the presence of the XTAL1 clock.

8.4 Line Control Register (LCR)

Dual UART with I²C-bus/SPI interface, 64-byte FIFOs, IrDA This register controls the data communication format. The word length, number of stop bits, and parity type are selected by writing the appropriate bits to the LCR. Table 12 shows the line control register bit settings.

Table 12: Line Control Register bits description

Table 12:	Line Control Register bits description				
Bit	Symbol	Description			
7	LCR[7]	Divisor latch enable.			
		logic 0 = divisor latch disabled (normal default condition).			
		logic 1 = divisor latch enabled			
6	LCR[6]	Break control bit. When enabled, the Break control bit causes a break condition to be transmitted (the TX output is forced to a logic 0 state). This condition exists until disabled by setting LCR[6] to a logic 0.			
		logic 0 = no TX break condition (normal default condition)			
		logic 1 = forces the transmitter output (TX) to a logic 0 to alert the communication terminal to a line break condition			
5	LCR[5]	Set parity. LCR[5] selects the forced parity format (if LCR[3] = 1).			
		logic 0 = parity is not forced (normal default condition).			
		LCR[5] = logic 1 and LCR[4] = logic 0: parity bit is forced to a logical 1 for the transmit and receive data.			
		LCR[5] = logic 1 and LCR[4] = logic 1: parity bit is forced to a logical 0 for the transmit and receive data.			
4	LCR[4]	Parity type select.			
		logic 0 = odd parity is generated (if LCR[3] = 1)			
		logic 1 = even parity is generated (if LCR[3] = 1)			
3	LCR[3]	Parity enable.			
		logic 0 = no parity (normal default condition)			
		logic 1 = a parity bit is generated during transmission and the receiver checks for received parity			
2	LCR[2]	Number of Stop bits. Specifies the number of stop bits.			
		0 to 1 stop bit (word length = 5, 6, 7, 8)			
		1 to 1.5 stop bits (word length = 5)			
		1 = 2 stop bits (word length = 6, 7, 8)			
1:0	LCR[1:0]	Word length bits 1, 0. These two bits specify the word length to be transmitted or received (see <u>Table 15</u>).			



luctors			SC16IS752/SC16IS762
		Dual UA	ART with I ² C-bus/SPI interface, 64-byte FIFOs, IrDA
Table 13:	LCR[5] parit	y selection	OST OST OST
LCR[5]	LCR[4]	LCR[3]	Parity selection
X	Х	0	no parity
0	0	1	odd parity
0	1	1	even parity
1	0	1	forced parity '1'
1	1	1	forced parity '0'

Table 14: LCR[2] stop bit length

LCR[2]	Word length (bits)	Stop bit length (bit times)	
0	5, 6, 7, 8	1	
1	5	11/2	
1	6, 7, 8	2	

Table 15: LCR[1:0] word length

LCR[1]	LCR[0]	Word length (bits)
0	0	5
0	1	6
1	0	7
1	1	8

8.5 Line Status Register (LSR)

Table 16: Line Status Register bits description

uctors		SC16IS752/SC16IS762 Dual UART with I ² C-bus/SPI interface, 64-byte FIFOs, IrDA ster (LSR) ne Status Register bit settings. Register bits description Description FIFO data error. logic 0 = no error (normal default condition)
		Dual UART with I ² C-bus/SPI interface, 64-byte FIFOs, IrDA
Line Sta	atus Regis	ster (LSR)
Table 16 s	shows the Lir	ne Status Register bit settings.
		Position bits description
		Register bits description
Bit	Symbol	Description
7	LSR[7]	FIFO data error.
		logic 0 = no error (normal default condition)
		logic 1 = at least one parity error, framing error, or break indication is in the receiver FIFO. This bit is cleared when no more errors are present in the FIFO.
6	LSR[6]	THR and TSR empty. This bit is the Transmit Empty indicator.
		logic 0 = transmitter hold and shift registers are not empty
		logic 1 = transmitter hold and shift registers are empty
5	LSR[5]	THR empty. This bit is the Transmit Holding Register Empty indicator.
		logic 0 = Transmit Hold Register is not empty.
		logic 1 = Transmit Hold Register is empty. The host can now load up to
		64 characters of data into the THR if the TX FIFO is enabled.
4	LSR[4]	Break interrupt.
		logic $0 = no$ break condition (normal default condition).
		logic 1 = a break condition occurred and associated character is 00h (RX was LOW for one character time frame)
3	LSR[3]	Framing error.
		logic 0 = no framing error in data being read from RX FIFO (normal default condition)
		logic 1 = framing error occurred in data being read from RX FIFO (received data did not have a valid stop bit)
2	LSR[2]	Parity error.
		logic 0 = no parity error (normal default condition).
		logic 1 = parity error in data being read from RX FIFO
1	LSR[1]	Overrun error.
		logic 0 = no overrun error (normal default condition)
		logic 1 = overrun error has occurred
0	LSR[0]	Data in receiver.
,-	[0]	logic 0 = no data in receive FIFO (normal default condition)
		logic 1 = at least one character in the RX FIFO
		iogic i – at least one character in the NA FIFO

When the LSR is read, LSR[4:2] reflect the error bits (BI, FE, PE) of the character at the top of the RX FIFO (next character to be read). Therefore, errors in a character are identified by reading the LSR and then reading the RHR.

LSR[7] is set when there is an error anywhere in the RX FIFO, and is cleared only when there are no more errors remaining in the FIFO.

8.6 Modem Control Register (MCR)

The MCR controls the interface with the mode, data set, or peripheral device that is emulating the modem. Table 17 shows modem control register bit settings.

Table 17: Modem Control Register bits description

Table 17:	Modem Control Register bits description					
Bit	Symbol	Description				
7	MCR[7][1]	Clock divisor.				
		logic 0 = divide-by-1 clock input				
		logic 1 = divide-by-4 clock input				
6	MCR[6][1]	IrDA mode enable.				
		logic 0 = normal UART mode				
		logic 1 = IrDA mode				
5	MCR[5] [1]	Xon Any.				
		logic 0 = disable Xon Any function				
		logic 1 = enable Xon Any function				
4	MCR[4]	Enable loop-back.				
		logic 0 = normal operating mode				
		logic 1 = enable local loop-back mode (internal). In this mode the				
		MCR[1:0] signals are looped back into MSR[4:5] and the TX output is looped back to the RX input internally.				
3	MCR[3]					
		reserved				
2	MCR[2]	TCR and TLR enable.				
		logic 0 = disable the TCR and TLR register				
	MODIAL	logic 1 = enable the TCR and TLR register				
1	MCR[1]	RTS				
		logic 0 = force \overline{RTS} output to inactive (HIGH)				
		logic 1 = force $\overline{\text{RTS}}$ output to active (LOW). In loop-back mode, controls MSR[4]. If Auto- $\overline{\text{RTS}}$ is enabled, the $\overline{\text{RTS}}$ output is controlled				
		by hardware flow control				
0	MCR[0]	DTR. If GPIO5 or GPIO1 is selected as DTR modem pin through				
		IOControl register bit 1 or bit 2, the state of DTR pin can be controlled as				
		below. Writing to IOState bit 5 or bit 1 will not have any effect on the DTR pin.				
		logic $0 = \text{force } \overline{\text{DTR}}$ output to inactive (HIGH)				
		logic $0 = \text{force DTR}$ output to inactive (LOW)				
		logic 1 – loice DTH output to active (LOW)				

^[1] MCR[7:5] and MCR[2] can only be modified when EFR[4] is set, that is, EFR[4] is a write enable.

8.7 Modem Status Register (MSR)

This 8-bit register provides information about the current state of the control lines from the modem, data set, or peripheral device to the host. It also indicates when a control input from the modem changes state. Table 18 shows modem status register bit settings per channel.

Table 18: Modem Status Register bits description

Bit	Symbol	Description
7	MSR[7]	CD (active HIGH, logical 1). If GPIO6 or GPIO2 is selected as $\overline{\text{CD}}$ modem pin through IOControl register bit 1 or bit 2, the state of $\overline{\text{CD}}$ pin can be read from this bit. This bit is the complement of the $\overline{\text{CD}}$ input. Reading IOState bit 6 or bit 2 does not reflect the true state of $\overline{\text{CD}}$ pin.
6	MSR[6]	RI (active HIGH, logical 1). If GPIO7 or GPIO3 is selected as $\overline{\text{RI}}$ modem pin through IOControl register bit 1 or bit 2, the state of $\overline{\text{RI}}$ pin can be read from this bit. This bit is the complement of the $\overline{\text{RI}}$ input. Reading IOState bit 7 or bit 3 does not reflect the true state of $\overline{\text{RI}}$ pin.
5	MSR[5]	DSR (active HIGH, logical 1). If GPIO4 or GPIO0 is selected as $\overline{\text{DSR}}$ modem pin through IOControl register bit 1 or bit 2, the state of $\overline{\text{DSR}}$ pin can be read from this bit. This bit is the complement of the $\overline{\text{DSR}}$ input. Reading IOState bit 4 or bit 0 does not reflect the true state of $\overline{\text{DSR}}$ pin.
4	MSR[4]	CTS (active HIGH, logical 1). This bit is the complement of the CTS input.
3	MSR[3]	Δ CD. Indicates that $\overline{\text{CD}}$ input has changed state. Cleared on a read.
2	MSR[2]	$\Delta RI.$ Indicates that \overline{RI} input has changed state from LOW to HIGH. Cleared on a read.
1	MSR[1]	Δ DSR. Indicates that $\overline{\text{DSR}}$ input has changed state. Cleared on a read.
0	MSR[0]	Δ CTS. Indicates that $\overline{\text{CTS}}$ input has changed state. Cleared on a read.

Remark: The primary inputs \overline{RI} , \overline{CD} , \overline{CTS} , \overline{DSR} are all active LOW.

8.8 Interrupt Enable Register (IER)

The interrupt enable register (IER) enables each of the six types of interrupt, receiver error, RHR interrupt, THR interrupt, Modem Status, Xoff received, or CTS/RTS change of state from LOW to HIGH. The IRQ output signal is activated in response to interrupt generation. Table 19 shows interrupt enable register bit settings.

Table 19: Interrupt Enable Register bits description

Bit	Symbol	Description
7	IER[7][1]	CTS interrupt enable.
		logic 0 = disable the $\overline{\text{CTS}}$ interrupt (normal default condition)
		logic 1 = enable the $\overline{\text{CTS}}$ interrupt
6	IER[6][1]	RTS interrupt enable.
		logic $0 = \text{disable the } \overline{\text{RTS}}$ interrupt (normal default condition)
		logic 1 = enable the \overline{RTS} interrupt
5	IER[5][1]	Xoff interrupt.
		logic 0 = disable the Xoff interrupt (normal default condition)
		logic 1 = enable the Xoff interrupt
4	IER[4[1]]	Sleep mode.
		logic 0 = disable Sleep mode (normal default condition)
		logic 1 = enable Sleep mode. See Section 7.6 "Sleep mode" for details.
3	IER[3]	Modem Status interrupt.
		logic 0 = disable the modem status register interrupt (normal default condition)
		logic 1 = enable the modem status register interrupt.
		Remark: See IOControl register bit 1 or bit 2 (in <u>Table 30</u>) for the description of how to program the pins as modem pins.
2	IER[2]	Receive Line Status interrupt.
		logic 0 = disable the receiver line status interrupt (normal default condition)
		logic 1 = enable the receiver line status interrupt
1	IER[1]	Transmit Holding Register interrupt.
		logic 0 = disable the THR interrupt (normal default condition)
		logic 1 = enable the THR interrupt
0	IER[0]	Receive Holding Register interrupt.
		logic 0 = disable the RHR interrupt (normal default condition)
		logic 1 = enable the RHR interrupt

^[1] IER[7:4] can only be modified if EFR[4] is set, that is, EFR[4] is a write enable. Re-enabling IER[1] will not cause a new interrupt if the THR is below the threshold.

8.9 Interrupt Identification Register (IIR)

Table 20: Interrupt Identification Register bits description

ductors		SC16IS752/SC16IS762
		Dual UART with I ² C-bus/SPI interface, 64-byte FIFOs, IrDA
Interrup	ot Identif	ication Register (IIR)
The IIR is	a read-on	ly 8-bit register which provides the source of the interrupt in a
prioritized	d manner. <u>T</u>	Table 20 shows interrupt identification register bit settings.
Table 20:	Interrupt I	dentification Register bits description
Bit	Symbol	Description
7:6	IIR[7:6]	Mirror the contents of FCR[0].
5:1	IIR[5:1]	5-bit encoded interrupt. See <u>Table 21</u> .
0	IIR[0]	Interrupt status.
		logic 0 = an interrupt is pending
		logic 1 = no interrupt is pending

Table 21: Interrupt source

Priority level	IIR[5]	IIR[4]	IIR[3]	IIR[2]	IIR[1]	IIR[0]	Source of the interrupt
1	0	0	0	1	1	0	Receiver Line Status error
2	0	0	1	1	0	0	Receiver time-out interrupt
2	0	0	0	1	0	0	RHR interrupt
3	0	0	0	0	1	0	THR interrupt
4	0	0	0	0	0	0	modem interrupt [1]
5	1	1	0	0	0	0	input pin change of state [1]
6	0	1	0	0	0	0	received Xoff signal/ special character
7	1	0	0	0	0	0	CTS, RTS change of state from active (LOW) to inactive (HIGH)

^[1] Modem interrupt status must be read via MSR register and GPIO interrupt status must be read via IOState register.

Dual UART with I²C-bus/SPI interface, 64-byte FIFOs, IrDA

8.10 Enhanced Features Register (EFR)

This 8-bit register enables or disables the enhanced features of the UART. <u>Table 22</u> shows the Enhanced Feature Register bit settings.

Table 22: Enhanced Features Register bits description

Table 22.	Limanceu i eatures negister bits description					
Bit	Symbol	Description				
7	EFR[7]	CTS flow control enable.				
		logic $0 = \overline{CTS}$ flow control is disabled (normal default condition)				
		logic 1 = $\overline{\text{CTS}}$ flow control is enabled. Transmission will stop when a HIGH signal is detected on the $\overline{\text{CTS}}$ pin.				
6	EFR[6]	RTS flow control enable.				
		logic $0 = \overline{RTS}$ flow control is disabled (normal default condition)				
		logic 1 = $\overline{\text{RTS}}$ flow control is enabled. The $\overline{\text{RTS}}$ pin goes HIGH when the receiver FIFO HALT trigger level TCR[3:0] is reached, and goes LOW when the receiver FIFO RESUME transmission trigger level TCR[7:4] is reached.				
5	EFR[5]	Special character detect.				
		logic 0 = special character detect disabled (normal default condition)				
		logic 1 = special character detect enabled. Received data is compared with Xoff2 data. If a match occurs, the received data is transferred to FIFO and IIR[4] is set to a logical 1 to indicate a special character has been detected.				
4	EFR[4]	Enhanced functions enable bit.				
		logic 0 = disables enhanced functions and writing to IER[7:4], FCR[5:4], MCR[7:5].				
		logic 1 = enables the enhanced function IER[7:4], FCR[5:4], and MCR[7:5] to that tey can be modified.				
3:0	EFR[3:0]	Combinations of software flow control can be selected by programming these bits. See <u>Table 3 "Software flow control options (EFR[3:0])"</u> .				

8.11 Division Registers (DLL, DLH)

These are two 8-bit registers which store the 16-bit divisor for generation of the baud clock in the baud rate generator. DLH stores the most significant part of the divisor. DLL stores the least significant part of the divisor.

Note that DLL and DLH can only be written to before Sleep mode is enabled (before IER[4] is set).

Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA

8.12 Transmission Control Register (TCR)

This 8-bit register is used to store the RX FIFO threshold levels to stop/start transmission during hardware/software flow control. <u>Table 23</u> shows transmission control register bit settings.

Table 23: Transmission Control Register bits description

Bit	Symbol	Description
7:4	TCR[7:4]	RX FIFO trigger level to resume
3:0	TCR[3:0]	RX FIFO trigger level to halt transmission

TCR trigger levels are available from 0 bytes to 60 characters with a granularity of four.

Remark: TCR can only be written to when EFR[4] = 1 and MCR[2] = 1. The programmer must program the TCR such that TCR[3:0] > TCR[7:4]. There is no built-in hardware check to make sure this condition is met. Also, the TCR must be programmed with this condition before Auto-RTS or software flow control is enabled to avoid spurious operation of the device.

8.13 Trigger Level Register (TLR)

This 8-bit register is used to store the transmit and received FIFO trigger levels used for interrupt generation. Trigger levels from 4 to 60 can be programmed with a granularity of four. Table 24 shows trigger level register bit settings.

Table 24: Trigger Level Register bits description

Bit	Symbol	Description
7:4	TLR[7:4]	RX FIFO trigger levels (4 to 60), number of characters available.
3:0	TLR[3:0]	TX FIFO trigger levels (4 to 60), number of spaces available.

Remark: TLR can only be written to when EFR[4] = 1 and MCR[2] = 1. If TLR[3:0] or TLR[7:4] are logical 0, the selectable trigger levels via the FIFO control register (FCR) are used for the transmit and receive FIFO trigger levels. Trigger levels from 4 characters to 60 characters are available with a granularity of four. The TLR should be programmed for N_4 , where N is the desired trigger level.

When the trigger level setting in TLR is zero, the SC16IS752/SC16IS762 uses the trigger level setting defined in FCR. If TLR has non-zero trigger level value, the trigger level defined in FCR is discarded. This applies to both transmit FIFO and receive FIFO trigger level setting.

When TLR is used for RX trigger level control, FCR[7:6] should be left at the default state '00'.

8.14 Transmitter FIFO Level Register (TXLVL)

This register is a read-only register, it reports the number of spaces available in the transmit FIFO.

Table 25: Transmitter FIFO Level Register bits description

Bit	Symbol	Description
7	-	not used; set to zeros
6:0	TXLVL[6:0]	number of spaces available in TXFIFO, from 0 (0x00) to 64 (0x40)

9397 750 14333

Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA

8.15 Receiver FIFO Level Register (RXLVL)

This register is a read-only register, it reports the fill level of the receive FIFO, that is, the number of characters in the RXFIFO.

Table 26: Receiver FIFO Level Register bits description

Bit	Symbol	Description
7	-	not used; set to zeros
6:0	RXLVL[6:0]	number of characters stored in RXFIFO, from 0 (0x00) to 64 (0x40)

8.16 Programmable I/O pins Direction Register (IODir)

This register is used to program the I/O pins direction. Bit 0 to bit 7 controls GPIO0 to GPIO7.

Table 27: IODir register bits description

Bit	Symbol	Description
7:0	IODir	Set GPIO pins [7:0] to input or output.
		0 = input
		1 = output

8.17 Programmable I/O pins State Register (IOState)

When 'read', this register returns the actual state of all I/O pins. When 'write', each register bit will be transferred to the correspoing I/O pin programmed as output.

Table 28: IOState register bits description

Bit	Symbol	Description
7:0	IOState	Write this register:
		set the logic level on the output pins
		0 = set output pin to zero
		1 = set output pin to one
		Read this register:
		return states of all pins

8.18 I/O Interrupt Enable Register (IOIntEna)

This register enables the interrupt due to a change in the I/O configured as inputs. If GPIO[7:4] or GPIO[3:0] are programmed as modem pins, their interrupt generation must be enabled via IER[3]. In this case, IOIntEna will have no effect on GPIO[7:4] or GPIO[3:0].

Table 29: IOIntEna register bits description

Bit	Symbol	Description
7:0	IOIntEna	Input interrupt enable.
		0 = a change in the input pin will not generate an interrupt
		1 = a change in the input will generate an interrupt

8.19 I/O Control Register (IOControl)

Table 30: IOControl register bits descriptio n

ductors		SC16IS752/SC16IS762 Dual UART with I ² C-bus/SPI interface, 64-byte FIFOs, IrDA er (IOControl) ister bits descriptio n Description These bits are reserved for future use. Software Reset. A write to this bit will reset the device. Once the device is reset this bit is automatically set to '0'. This bit programs GPIO[3:0] as I/O pins or as modem's pins.
		Dual UART with I ² C-bus/SPI interface, 64-byte FIFOs, IrDA
I/O Con	trol Pogiste	COS, COS, COS, COS, COS, COS, COS, COS,
		er (IOControl)
Table 30:		ister bits descriptio n
Bit	Symbol	Description
7:4	reserved	These bits are reserved for future use.
3	SReset	Software Reset. A write to this bit will reset the device. Once the device is reset this bit is automatically set to '0'.
2	GPIO[3:0] or RIB, CDB, DTRB, DSRB	This bit programs GPIO[3:0] as I/O pins or as modem's pins. 0 = I/O pins 1 = GPIO[3:0] emulate RIB, CDB, DTRB, DSRB
1	GPIO[7:4] or RIA, CDA, DTRA, DSRA	This bit programs GPIO[7:4] as I/O pins or as modem's pins. $0 = I/O$ pins $1 = GPIO[7:4]$ emulate \overline{RIA} , \overline{CDA} , \overline{DTRA} , \overline{DSRA}
0	IOLatch	Enable/disable inputs latching. 0 = input value are not latched. A change in any input generates an interrupt. A read of the input register clears the interrupt. If the input goes back to its initial logic state before the input register is read, then the interrupt is cleared. 1 = input values are latched. A change in the input generates an interrupt and the input logic value is loaded in the bit of the corresponding input state register (IOState). A read of the IOState register clears the interrupt. If the input pin goes back to its initial logic state before the interrupt register is read, then the interrupt is not cleared and the corresponding bit of the IOState register keeps the logic value that initiates the interrupt.

Remark: As I/O pins, the direction, state, and interrupt enable of GPIO are controlled by the following registers: IODir, IOState, IOIntEna, and IOControl. The state of CD, RI, DSR pins will not be reflected in MSR[7:5] or MSR[3:1], and any change of state on these three pins will not trigger a modem status interrupt (even if enabled via IER[3]), and the state of the DTR pin cannot be controlled by MCR[0].

As modem \overline{CD} , \overline{RI} , \overline{DSR} pins, the status at the input of these three pins can be read from MSR[7:5] and MSR[3:1], and the state of the $\overline{\rm DTR}$ pin can be controlled by MCR[0]. Also, if modem status interrupt bit is enabled, IER[3], a change of state on $\overline{\mathsf{RI}}$, $\overline{\mathsf{CD}}$, $\overline{\mathsf{DSR}}$ pins will trigger a modem interrupt. The IODir, IOState, and IOIntEna registers will not have any effect on these three pins.

8.20 Extra Features Control Register (EFCR)

Table 31: Extra Features Control Register bits description

Extra F		
-/(() ()	eatures Co	Dual UART with I ² C-bus/SPI interface, 64-byte FIFOs, IrDA portrol Register (EFCR) es Control Register bits description Description IrDA mode. 0 = IrDA version 1.0, 3/16 pulse ratio, data rate up to 115.2 kbit/s 1 = IrDA version 1.1, 1/4 pulse ratio, data rate up to 1.152 Mbit/s [1]
Table 31:		es Control Register bits description
Bit	Symbol	Description
7	IrDA mode	IrDA mode.
		0 = IrDA version 1.0, $\frac{3}{16}$ pulse ratio, data rate up to 115.2 kbit/s
		1 = IrDA version 1.1, ½ pulse ratio, data rate up to 1.152 Mbit/s [1]
6	-	reserved
5	RTSInver	Invert RTS signal in RS-485 mode.
		0: $\overline{RTS} = 0$ during transmission and $\overline{RTS} = 1$ during reception
		1: $\overline{\text{RTS}}$ = 1 during transmission and $\overline{\text{RTS}}$ = 0 during reception
4	RTSCon	Enable the transmitter to control the RTS pin.
		0: transmitter does not control RTS pin
		1: transmitter controls RTS pin
3	-	reserved
2	TXDisable	Disable transmitter. UART does not send serial data out on the transmit pin, but the transmit FIFO will continue to receive data from host until full. Any data in the TSR will be sent out before the trasmitter goes into disable state.
		0: transmitter is enabled
		1: transmitter is disabled
1	RXDisable	Disable receiver. UART will stop receiving data immediately once this bit is set to 1, and any data in the TSR will be sent to the receive FIFO. User is advised not to set this bit during receiving.
		0: receiver is enabled
		1: receiver is disabled
0	9-bit Mode	Enable 9-bit or Multidrop mode (RS-485).
		0: normal RS-232 mode

^[1] For SC16IS762 only.

RS-485 features

9.1 Auto RS-485 RTS control

Normally the RTS pin is controlled by MCR bit 1, or if hardware flow control is enabled, the logic state of the RTS pin is controlled by the hardware flow control circuitry. EFCR register bit 4 will take the precedence over the other two modes; once this bit is set, the transmitter will control the state of the RTS pin. The transmitter automatically asserts the RTS pin (logic 0) once the host writes data to the transmit FIFO, and deasserts RTS pin (logic 1) once the last bit of the data has been transmitted.

To use the auto RS-485 RTS mode the software would have to disable the hardware flow control function.

9.2 RS-485 RTS output inversion

EFCR bit 5 reverses the polarity of the RTS pin if the UART is in auto RS-485 RTS mode. When the transmitter has data to be sent it deasserts the RTS pin (logic 1), and when the last bit of the data has been sent out the transmitter asserts the RTS pin (logic 0).

9.3 Auto RS-485

EFCR bit 0 is used to enable the RS-485 mode (multidrop or 9-bit mode). In this mode of operation, a 'master' station transmits an address character followed by data characters for the addressed 'slave' stations. The slave stations examine the received data and interrupt the controller if the received character is an address character (parity bit = 1).

To use the auto RS-485 RTS mode the software would have to disable the hardware flow control function.

9.3.1 Normal multidrop mode

The 9-bit Mode in EFCR (bit 0) is enabled, but not Special Character Detect (EFR bit 5). The receiver is set to Force Parity 0 (LCR[5:3] = 111) in order to detect address bytes.

With the receiver initially disabled, it ignores all the data bytes (parity bit = 0) until an address byte is received (parity bit = 1). This address byte will cause the UART to set the parity error. The UART will generate a line status interrupt (IER bit 2 must be set to '1' at this time), and at the same time puts this address byte in the RXFIFO. After the controller examines the byte it must make a decision whether or not to enable the receiver; it should enable the receiver if the address byte addresses its ID address, and must not enable the receiver if the address byte does not address its ID address.

If the controller enables the receiver, the receiver will receive the subsequent data until being disabled by the controller after the controller has received a complete message from the 'master' station. If the controller does not disable the receiver after receiving a message from the 'master' station, the receiver will generate a parity error upon receiving another address byte. The controller then determines if the address byte addresses its ID address, if it is not, the controller then can disable the receiver. If the address byte addresses the 'slave' ID address, the controller take no further action; the receiver will receive the subsequent data.

Auto address detection 9.3.2

If Special Character Detect is enabled (EFR[5] is set and XOFF2 contains the address byte) the receiver will try to detect an address byte that matches the programmed character in XOFF2. If the received byte is a data byte or an address byte that does not match the programmed character in XOFF2, the receiver will discard these data. Upon receiving an address byte that matches the XOFF2 character, the receiver will be atuomatically enabled if not already enabled, and the address character is pushed into the RXFIFO along with the parity bit (in place of the parity error bit). The receiver also generates a line status interrupt (IER bit 2 must be set to 1 at this time). The receiver will then receive the subsequence data from the 'master' station until being disabled by the controller after having received a message from the 'master' station.

If another address byte is received and this address byte does not match XOFF2 character, the receiver will be automatically disabled and the address byte is ignored. If the address byte matches XOFF2 character, the receiver will put this byte in the RXFIFO along with the parity bit in the parity error bit (LSR[2]).

9397 750 14333


Dual UART with I²C-bus/SPI interface, 64-byte FIFOs, IrDA




The two lines of the I²C-bus are a serial data line (SDA) and a serial clock line (SCL). Both lines are connected to a positive supply via a pull-up resistor, and remain HIGH when the bus is not busy. Each device is recognized by a unique address whether it is a microcomputer, LCD driver, memory or keyboard interface and can operate as either a transmitter or receiver, depending on the function of the device. A device generating a message or data is a transmitter, and a device receiving the message or data is a receiver. Obviously, a passive function like an LCD driver could only be a receiver, while a microcontroller or a memory can both transmit and receive data.

10.1 Data transfers

One data bit is transferred during each clock pulse (see Figure 12). The data on the SDA line must remain stable during the HIGH period of the clock pulse in order to be valid. Changes in the data line at this time will be interpreted as control signals. A HIGH-to-LOW transition of the data line (SDA) while the clock signal (SCL) is HIGH indicates a START condition, and a LOW-to-HIGH transition of the SDA while SCL is HIGH defines a STOP condition (see Figure 13). The bus is considered to be busy after the START condition and free again at a certain time interval after the STOP condition. The START and STOP conditions are always generated by the master.







The number of data bytes transferred between the Start and Stop condition from transmitter to receiver is not limited. Each byte, which must be eight bits long, is transferred serially with the most significant bit first, and is followed by an acknowledge bit. (see Figure 14). The clock pulse related to the acknowledge bit is generated by the master. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, while the transmitting device releases this pulse (see Figure 15).

9397 750 14333

Dual UART with I²C-bus/SPI interface, 64-byte FIFOs, IrDA





A slave receiver must generate an acknowledge after the reception of each byte, and a master must generate one after the reception of each byte clocked out of the slave transmitter. When designing a system, it is necessary to take into account cases when acknowledge is **not** received. This happens, for example, when the addressed device is busy in a real-time operation. In such a case the master, after an appropriate 'time-out', should abort the transfer by generating a STOP condition, allowing other transfers to take place. These 'other transfers' could be initiated by other masters in a multimaster system, or by this same master.

There are two exceptions to the 'acknowledge after every byte' rule. The first occurs when a master is a receiver: it must signal an end of data to the transmitter by **not** signalling an acknowledge on the last byte that has been clocked out of the slave. The acknowledge related clock generated by the master should still take place, but the SDA line will not be pulled down. In order to indicate that this is an active and intentional lack of acknowledgement, we shall term this special condition as a 'negative acknowledge'.


The second exception is that a slave will send a negative acknowledge when it can no longer accept additional data bytes. This occurs after an attempted transfer that cannot be accepted.

Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA

10.2 Addressing and transfer formats

Each device on the bus has its own unique address. Before any data is transmitted on the bus, the master transmits on the bus the address of the slave to be accessed for this transaction. A well-behaved slave with a matching address, if it exists on the network, should of course acknowledge the master's addressing. The addressing is done by the first byte transmitted by the master after the Start condition.

An address on the network is seven bits long, appearing as the most significant bits of the address byte. The last bit is a direction (R/\overline{W}) bit. A zero indicates that the master is transmitting ('write') and a one indicates that the master requests data ('read'). A complete data transfer, comprised of an address byte indicating a 'write' and two data bytes is shown in Figure 16.



When an address is sent, each device in the system compares the first seven bits after the START with its own address. If there is a match, the device will consider itself addressed by the master, and will send an acknowledge. The device could also determine if in this transaction it is assigned the role of a slave receiver or slave transmitter, depending on the R/\overline{W} bit.


Each node of the I²C-bus network has a unique seven bit address. The address of a microcontroller is of course fully programmable, while peripheral devices usually have fixed and programmable address portions.

When the master is communicating with one device only, data transfers follow the format of <u>Figure 16</u>, where the R/W bit could indicate either direction. After completing the transfer and issuing a STOP condition, if a master would like to address some other device on the network, it could start another transaction by issuing a new START.

Another way for a master to communicate with several different devices would be by using a 'Repeated START'. After the last byte of the transaction was transferred, including its acknowledge (or negative acknowledge), the master issues another START, followed by address byte and data—without effecting a STOP. The master may communicate with a number of different devices, combining 'reads' and 'writes'. After the last transfer takes place, the master issues a STOP and releases the bus. Possible data formats are demonstrated in Figure 17. Note that the repeated START allows for both change of a slave and a change of direction, without releasing the bus. We shall see later on that the change of direction feature can come in handy even when dealing with a single device.

Dual UART with I²C-bus/SPI interface, 64-byte FIFOs, IrDA

In a single master system, the Repeated START mechanism may be more efficient than terminating each transfer with a STOP and starting again. In a multimaster environment, the determination of which format is more efficient could be more complicated, as when a master is using repeated STARTs occupies the bus for a long time, and thus preventing other devices from initiating transfers.



10.3 Addressing

Before any data is transmitted or received, the master must send the address of the receiver via the SDA line. The first byte after the START condition carries the address of the slave device and the read/write bit. Table 32 shows how the SC16IS752/SC16IS762's address can be selected by using A1 and A0 pins. For example, if these 2 pins are connected to V_{DD}, then the SC16IS752/SC16IS762's address is set to 0x90, and the master communicates with it through this address.

Table 32: SC16IS752/SC16IS762 address map


A1	Α0	SC16IS752/SC16IS762 I ² C address (hex) [1]
V_{DD}	V_{DD}	0x90 (1001 000X)
V_{DD}	V_{SS}	0x92 (1001 001X)
V_{DD}	SCL	0x94 (1001 010X)
V_{DD}	SDA	0x96 (1001 011X)
V _{SS}	V_{DD}	0x98 (1001 100X)
V _{SS}	V_{SS}	0x9A (1001 101X)
V _{SS}	SCL	0x9C (1001 110X)
V _{SS}	SDA	0x9E (1001 111X)
SCL	V_{DD}	0xA0 (1010 000X)
SCL	V_{SS}	0xA2 (1010 001X)
SCL	SCL	0xA4 (1010 010X)
SCL	SDA	0xA6 (1010 011X)
SDA	V_{DD}	0xA8 (1010 100X)
SDA	V _{SS}	0xAA (1010 101X)
SDA	SCL	0xAC (1010 110X)
SDA	SDA	0xAE (1010 111X)

^[1] X = logic '0' for write cycle; X = logic '1' for read cycle.

10.4 Use of sub-addresses

When a master communicates with the SC16IS752/SC16IS762 it must send a sub-address in the byte following the slave address byte. This sub-address is the internal address of the word the master wants to access for a single byte transfer, or the beginning of a sequence of locations for a multi-byte transfer. A sub-address is an 8-bit byte. Unlike the device address, it does not contain a direction (R/\overline{W}) bit, and like any byte transferred on the bus it must be followed by an acknowledge.


A register write cycle is shown in Figure 18. The START is followed by a slave address byte with the direction bit set to 'write', a sub-address byte, a number of data bytes, and a STOP signal. The sub-address indicates which register the master wants to access. and the data bytes which follow will be written one after the other to the sub-address location.



White block: host to SC16IS752/SC16IS762 Grey block: SC16IS752/SC16IS762 to host

Fig 18. Master writes to slave

The register read cycle (see Figure 19) commences in a similar manner, with the master sending a slave address with the direction bit set to WRITE with a following sub-address. Then, in order to reverse the direction of the transfer, the master issues a Repeated START followed again by the device address, but this time with the direction bit set to READ. The data bytes starting at the internal sub-address will be clocked out of the device, each followed by a master-generated acknowledge. The last byte of the read cycle will be followed by a negative acknowledge, signalling the end of transfer. The cycle is terminated by a STOP signal.



White block: host to SC16IS752/SC16IS762 Grey block: SC16IS752/SC16IS762 to host

Fig 19. Master read from slave

Table 33: Register address byte (I²C)

Bit	Name	Function
7	-	not used
6:3	A[3:0]	UART's internal register select
2:1	CH1, CH0	Channel select.
		00 = Channel A
		01 = Channel B
		10 = reserved
		11 = reserved
0	-	not used




Fig 20. SPI operation

403 GH TOHING

64-byte-FIFOS, It-DA

Dual UART with I²C-bus/SPI interface

Philips

Semiconductors

SPI

operation



uctors		SC16IS752/SC16IS762
		Dual UART with I ² C-bus/SPI interface, 64-byte FIFOs, IrDA
Table 34:	Register addre	ess byte (SPI)
Bit	Name	Function
7	R/W	Read/write. 1 = read from UART 0 = write to UART
6:3	A[3:0]	UART's internal register select
2:1	CH1, CH0	Channel select. 00 = Channel A 01 = Channel B 10 = reserved 11 = reserved
0	-	not used

12. Limiting values

Table 35: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		-0.3	+4.6	V
VI	voltage range (any input)		-0.3	+5.5 [1]	V
I _I	DC input current (any input)		-10	+10	mA
Io	DC output current (any output)		-10	+10	mA
P _{tot}	total power dissipation		-	300	mW
Po	power dissipation per output		-	50	mW
T _{amb}	operating ambient temperature		-40	+85	°C
T _{stg}	storage temperature		-65	+150	°C

^{[1] 5.5} V steady state voltage tolerance on inputs and outputs is valid only when the supply voltage is present. 4.6 V steady state voltage tolerance on inputs and outputs when no supply voltage is present.



13. Static characteristics

Table 36: Static characteristics

				S752	3	32	Y _
		Dual UART with	² C-bus/	SPI interfa	nce, 64-k	yte FIFC	os, IrD
						COSL	OSL
3. Sta	atic characteristic	S				- UA	- 4
able 36: ' _{DD} = (2.5		$T_{amb} = -40$ °C to +85 °C; unless of				~	Unit
Symbol	Parameter	Conditions		2.5 V	V _{DD} :	= 3.3 V	Unit
			Min	Max	Min	Max	
upplies						•	'
' _{DD}	supply voltage		2.3	2.7	3.0	3.6	V
DD	supply current	operating; no load	-	6.0	-	6.0	mA
nputs I20	C/SPI, RX, CTS						
/ _{IH}	HIGH-level input voltage		1.6	5.5[1]	2.0	5.5 [<u>1]</u>	V
/ _{IL}	LOW-level input voltage		-	0.6	-	8.0	V
-	leakage current	input; $V_1 = 0 \text{ V or } 5.5 \text{ V}$	6 - (1	-	1	μΑ
) _i	input capacitance			3	-	3	pF
utputs 1	TX, RTS, SO						
ОН	HIGH-level output voltage	$I_{OH} = -400 \ \mu A$	1.85	-	-	-	V
		$I_{OH} = -4 \text{ mA}$	-	-	2.4	-	V
OL	LOW-level output voltage	I _{OL} = 1.6 mA	-	0.4	-	-	V
		I _{OL} = 4 mA	-	-	-	0.4	V
o	output capacitance		-	4	-	4	pF
puts/ou	tputs GPIO0 to GPIO7						
ÏН	HIGH-level input voltage		1.6	5.5 [1]	2.0	5.5 [1]	V
IL.	LOW-level input voltage		-	0.6	-	0.8	V
′он	HIGH-level output voltage	$I_{OH} = -400 \ \mu A$	1.85	-	-	-	V
		$I_{OH} = -4 \text{ mA}$	-	-	2.4	-	V
OL.	LOW-level output voltage	I _{OL} = 1.6 mA	-	0.4	-	-	V
		$I_{OL} = 4 \text{ mA}$	-	-	-	0.4	V
L	leakage current	input; $V_1 = 0 \text{ V or } 5.5 \text{ V}^{[1]}$	-	1	-	1	μΑ
2 0	output capacitance		-	4	-	4	pF
Output IR							
/ _{OL}	LOW-level output voltage	$I_{OL} = 1.6 \text{ mA}$	-	0.4	-	-	V
		I _{OL} = 4 mA	-	-	-	0.4	V
0	output capacitance		-	4	-	4	pF
	nput/output SDA						
IH	HIGH-level input voltage		1.6	5.5 [1]	2.0	5.5 [1]	V
'IL	LOW-level input voltage		-	0.6	-	0.8	V
OL.	LOW-level output voltage	I _{OL} = 1.6 mA	-	0.4	-	-	V
		I _{OL} = 4 mA	-	-	-	0.4	V
	leakage current	input; $V_1 = 0 \text{ V or } 5.5 \text{ V} \frac{11}{1}$	-	10	-	10	μΑ



Table 36: Static characteristics ... continued

Philips	Philips Semiconductors SC16IS752/SC16IS762 Dual UART with I ² C-bus/SPI interface, 64-byte FIFOs, IrDA										
Table 36: $V_{DD} = (2.5)$	Static characteristicsco $V + 0.2 V$) or $(3.3 V + 0.3 V)$	ontinued; $T_{amb} = -40 ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$; unless	otherwise sn	pecified.		Ch.	Ly.				
Symbol	Parameter	Conditions		: 2.5 V	V _{DD} =	= 3.3 V	Unit				
			Min	Max	Min	Max					
l ² C-bus ir	nputs SCL, CS/A0, SI/A1		'	'		'	Y				
V _{IH}	HIGH-level input voltage		1.6	5.5 [<u>1]</u>	2.0	5.5 [1]	V				
V _{IL}	LOW-level input voltage		-	0.6	-	0.8	V				
I <u>L</u>	leakage current	input; V _I = 0 V or 5.5 V [1]	-	10	-	10	μА				
Ci	input capacitance		-	7	-	7	pF				
Clock inp	out XTAL1 [2]										
V _{IH}	HIGH-level input voltage		1.8	5.5 [1]	2.4	5.5 [1]	V				
V _{IL}	LOW-level input voltage		-	0.45	-	0.6	V				
IL	leakage current	input; $V_1 = 0 \text{ V or } 5.5 \text{ V}$	-30	+30	-30	+30	μΑ				
C _i	input capacitance			3	-	3	pF				
Sleep cur	rent										
I _{DD(sleep)}	sleep current	inputs are at V _{DD} or ground		30	-	30	μΑ				

^{[1] 5.5} V steady state voltage tolerance on inputs and outputs is valid only when the supply voltage is present. 3.8 V steady state voltage tolerance on inputs and outputs when no supply voltage is present.

^[2] XTAL2 should be left open when XTAL1 is driven by an external clock.



Table 37: I²C-bus timing specifications

Dual UART with I²C-bus/SPI interface, 64-byte FIFOs, IrDA All the timing limits are valid within the operating supply voltage, ambient temperature range and output load; V_{DD} = (2.5 V \pm 0.2 V) or (3.3 V \pm 0.3 V); T_{amb} = -40 °C to +85 °C; and refer to V_{IL} and V_{IH} with an input voltage of V_{SS} to V_{DL} All output load = 25 pF, except SDA output load = 400 pF.

Symbol	Parameter	Conditions		rd mode -bus	Fast I ² C	Unit	
			Min	Max	Min	Max	
f _{SCL}	operating frequency	[1]	0	100	0	400	kHz
t _{BUF}	bus free time between STOP and START		4.7	-	1.3	-	μS
t _{HD;STA}	START condition hold time		4.0		0.6	-	μS
t _{SU;STA}	START condition setup time		4.7		0.6	-	μS
t _{SU;STO}	STOP condition setup time		4.7	-	0.6	-	μS
$t_{HD;DAT}$	data hold time		0	-	0	-	ns
$t_{VD;ACK}$	data valid Acknowledge		-	0.6	-	0.6	μS
$t_{\text{VD};\text{DAT}}$	SCL LOW to data out valid		-	0.6	-	0.6	ns
t _{SU;DAT}	data setup time		250	-	150	-	ns
t_{LOW}	clock LOW period		4.7	-	1.3	-	μS
t _{HIGH}	clock HIGH period		4.0	-	0.6	-	μS
t _f	clock/data fall time		-	300	-	300	ns
t _r	clock/data rise time		-	1000	-	300	ns
t _{SP}	pulse width of spikes tolerance		-	50	-	50	ns
t _{d1}	I ² C-bus GPIO output valid		0.5	-	0.5	-	μS
t _{d2}	I ² C-bus modem input interrupt valid		0.2	-	0.2	-	μS
t _{d3}	I ² C-bus modem input interrupt clear		0.2	-	0.2	-	μS
t _{d4}	I2C input pin interrupt valid		0.2	-	0.2	-	μS
t _{d5}	I2C input pin interrupt clear		0.2	-	0.2	-	μS
t _{d6}	I ² C-bus receive interrupt valid		0.2	-	0.2	-	μS
t _{d7}	I ² C-bus receive interrupt clear		0.2	-	0.2	-	μS
t _{d8}	I ² C-bus transmit interrupt clear		1.0	-	0.5	-	μS
t _{d15}	SCL delay after reset	[3]	3	-	3	-	μS

Minimum SCL clock frequency is limited by the bus time-out feature, which resets the serial bus interface if SDA is held LOW for a minimum of 25 ms.

A detailed description of the I²C-bus specification, with applications, is given in brochure "The I²C-bus and how to use it". This brochure may be ordered using the code 9398 393 40011.

^{[3] 2} X1 clocks or 3 μ s, whichever is less.








Fig 21. SCL delay after reset










Dual UART with I²C-bus/SPI interface, 64-byte FIFOs, IrDA











Philips	Semiconductors		SC	C16 I	S752		16IS	5762	CNCONTA
		Dual UAR	T with I ²	C-bus/S	SPI interfa	ace, 64-b	yte FIF	Os, IrD	A CLARO
Table 38: $V_{DD} = (2.5)$	f _{XTAL} dynamic characteristi V ± 0.2 V) or (3.3 V ± 0.3 V); 7						Opt	ODY U	NO CAN
				V _{DD} =	= 2.5 V	V _{DD} =	3.3 V	Unit	CON UNC
$V_{DD} = (2.5)$	$V \pm 0.2 V$) or (3.3 V $\pm 0.3 V$);	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$		V _{DD} =	= 2.5 V Max	V _{DD} =	= 3.3 V Max	Unit	VCONTROL
$V_{DD} = (2.5)$	$V \pm 0.2 V$) or (3.3 V $\pm 0.3 V$);	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$	_					Unit ns	CONTROLL

$$[2] \quad f_{XTAL} = \frac{1}{t_{3w}}$$









Table 39: SPI-bus timing specifications


Philips \$	Semiconductors		SC16I)_	~~ ·
All the timin	SPI-bus timing specifications g limits are valid within the operating	supply voltage, ambie		ange and ou	tput load;	Cho Ch
	V \pm 0.2 V) or (3.3 V \pm 0.3 V); T_{amb} = - pad = 25 pF, unless otherwise specifie		refer to V _{IL} and V	∕ _{IH} with an in _l	out voltage of	fV_{SS} to V_{DD} .
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{TR}	CS HIGH to SO 3-state	C _L = 100 pF	-	-	100	ns
t _{CSS}	CS to SCLK setup time		100	-	-	ns
t _{CSH}	CS to SCLK hold time		20	-	-	ns
t _{DO}	SCLK fall to SO valid	C _L = 100 pF	-	-	100	ns
t _{DS}	SI to SCLK setup time		100	-	-	ns
t _{DH}	SI to SCLK hold time		20	- 0	-	ns
t _{CP}	SCLK period	t _{CL} + t _{CH}	250		-	ns
t _{CH}	SCLK HIGH time		100		-	ns
t _{CL}	SCLK LOW time		100) -	-	ns
t _{CSW}	CS HIGH pulse width		200	-	-	ns
t _{d9}	SPI output data valid		200	-	-	ns
t _{d10}	SPI modem output data valid		200	-	-	ns
t _{d11}	SPI transmit interrupt clear		200	-	-	ns
t _{d12}	SPI modem input interrupt clear		200	-	-	ns
t _{d13}	SPI input pin interrupt clear	CA	200	-	-	ns
t _{d14}	SPI receive interrupt clear		200	-	-	ns




Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA









Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA










HVQFN32: plastic thermal enhanced very thin quad flat package; no leads; 32 terminals; body 5 x 5 x 0.85 mm




1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT617-3		MO-220				-02-04-18 02-10-22

Fig 37. Package outline SOT617-3 (HVQFN32)

TSSOP28: plastic thin shrink small outline package; 28 leads; body width 4.4 mm



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	٧	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	9.8 9.6	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.8 0.5	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT361-1		MO-153				99-12-27 03-02-19

Fig 38. Package outline SOT361-1 (TSSOP28)



16. Handling information

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take precautions appropriate to handling MOS devices. Advice can be found in Data Handbook IC24 under "Handling MOS devices".

17. Soldering

17.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our Data Handbook IC26; Integrated Circuit Packages (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

17.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 °C to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 225 °C (SnPb process) or below 245 °C (Pb-free process)
 - for all BGA, HTSSON..T and SSOP..T packages
- for packages with a thickness ≥Š 2.5 mm
- for packages with a thickness < 2.5 mm and a volume ≥ 350 mm³ so called thick/large packages.
- below 240 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm³ so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

17.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

9397 750 14333

Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

17.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300\,^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270 °C and 320 °C.

17.5 Package related soldering information

Table 40: Suitability of surface mount IC packages for wave and reflow soldering methods

Package [1]	Soldering method	
	Wave	Reflow [2]
BGA, HTSSONT ³ , LBGA, LFBGA, SQFP, SSOPT ³ , TFBGA, VFBGA, XSON	not suitable	suitable
DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable [4]	suitable
PLCC 5, SO, SOJ	suitable	suitable
LQFP, QFP, TQFP	not recommended [5] [6]	suitable
SSOP, TSSOP, VSO, VSSOP	not recommended [7]	suitable
CWQCCNL ^[8] , PMFP ^[9] , WQCCNL ^[8]	not suitable	not suitable

^[1] For more detailed information on the BGA packages refer to the (LF)BGA Application Note (AN01026); order a copy from your Philips Semiconductors sales office.

9397 750 14333

SC16IS752/SC16IS762

Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA

- [2] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods.
- [3] These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C \pm 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.
- [4] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- [5] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- [6] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- [7] Wave soldering is suitable for SSOP, TSSOP, VSO and VSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- [8] Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- [9] Hot bar soldering or manual soldering is suitable for PMFP packages.

18. Abbreviations

Table 41: Abbreviations

Acronym	Description
FIFO	First In, First Out
POR	Power-On Reset
SPI	Serial Peripheral Interface
UART	Universal Asynchronous Receiver/Transmitter



19. Revision history

Table 42: Revision history

			2	SC16IS762
	Dual UA	ART with I ² C-bu	s/SPI interface	64-byte FIFOs, IrDA
19. Revision history				4 4
Table 42: Revision history				CONT. CONT.
Document ID Release date Da	ata sheet status	Change notice	Doc. number	Supersedes
SC16IS752_762_1.12 20050919 Pi	reliminary data sheet	-	9397 750 14333	SC16IS752_762_1.11
Modifications: per Dong Nguyen • Table 39 "SPI "ns"	-bus timing specification	ons" on page 49: f	or last 6 rows, cha	nged unit from "μs" to
SC16IS752_762_1.11 20050914 Pi	reliminary data sheet	-	9397 750 14333	SC16IS752_762_1.10
SC16IS752_762_1.10 20050913 Pi	reliminary data sheet	-	9397 750 14333	SC16IS752_762_1.09
 General desc HVQFN32 par Figure 1 "Blood blocks completed AC "byte" to "char 	ckage changed from Sck diagram of SC16IS7 Spec values racter"	SOT617-1 to SOT6 52/SC16IS762": a	617-3 Idded arrows betw	een 16C450 and GPIO
	reliminary data sheet			SC16IS752_762_1.08
per Sylvie Kadivar	urity status from "Comp			
SC16IS752_762_1.08 20050805 Pi	reliminary data sheet		9397 750 14333	SC16IS752_762_1.07
Modifications: • added <u>Table 1</u> per Dong Nguyen	13, Table 14, and Table	15 "LCR[1:0] wo	rd length" on page	23
SC16IS752_762_1.07 20050711 Pi	reliminary data sheet	-	9397 750 14333	SC16IS752_762_1.06
SC16IS752_762_1.06 20050606 Pi	reliminary data sheet	-	9397 750 14333	SC16IS752_762_1.05
SC16IS752_762_1.05 20050603 Pr	reliminary data sheet	-	9397 750 14333	SC16IS752_762_1.04
SC16IS752_762_1.04 20050602 Pi	reliminary data sheet	-	9397 750 14333	SC16IS752_762_1.03
SC16IS752_762_1.03 20050602 Pi	reliminary data sheet	-	9397 750 14333	SC16IS752_762_1.02
SC16IS752_762_1.02 20050506 Pi	reliminary data sheet	-	9397 750 14333	<u>-</u>



20. Data sheet status

Philips Semiconductors		luctors	SC16IS752/SC16IS762
			Dual UART with I ² C-bus/SPI interface, 64-byte FIFOs, IrDA
20.	Data sheet	status	- UNCOLUNCO UNC
Level	Data sheet status [1]	Product status [2] [3]	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- Please consult the most recently issued data sheet before initiating or completing a design
- The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

21. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

22. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise

23. Trademarks

Notice - All referenced brands, product names, service names and trademarks are the property of their respective owners. I²C-bus — wordmark and logo are trademarks of Koninklijke Philips Electronics N.V.

24. Contact information

For additional information, please visit: http://www.semiconductors.philips.com For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com





Phili	ps Semiconductors		SC16IS752/SC16IS762 with I ² C-bus/SPI interface, 64-byte FIFOs, IrDA
	Dual	UART w	rith I ² C-bus/SPI interface, 64-byte FIFOs, IrDA
			COS, COS, COS, CO
25.	Contents		Charles Charles
1	General description	8.17	Programmable I/O pins State Register
,	Features		(IOState)31
<u>-</u> 2.1	General features	8.18	I/O Interrupt Enable Register (IOIntEna) 31
2.2	I ² C-bus features	8.19	I/O Control Register (IOControl) 32
2.3	SPI features	8.20	Extra Features Control Register (EFCR) 33
2.0		9	RS-485 features
	Applications	9.1	Auto RS-485 RTS control
1	Ordering information 2	9.2	RS-485 RTS output inversion
5	Block diagram 3	9.3	Auto RS-485
3	Pinning information 4	9.3.1	Normal multidrop mode
3.1	Pinning 4	9.3.2	Auto address detection
3.2	Pin description 5	10	I ² C-bus operation
7	Functional description 7	10.1	Data transfers
7.1	Trigger levels	10.1	Addressing and transfer formats
7.2	Hardware flow control	10.3	Addressing
7.2.1	Auto-RTS 8	10.4	Use of sub-addresses
7.2.2	Auto-CTS	11	SPI operation
7.3	Software flow control 9		
7.3.1	RX 10	12	Limiting values
7.3.2	TX 10	13	Static characteristics 43
7.4	Hardware Reset, Power-On Reset (POR)	14	Dynamic characteristics 45
	and Software Reset	15	Package outline
7.5	Interrupts	16	Handling information 54
7.5.1	Interrupt mode operation	17	Soldering
7.5.2	Polled mode operation	17.1	Introduction to soldering surface mount
7.6	Sleep mode		packages
7.7	Break and time-out conditions	17.2	Reflow soldering
7.8	Programmable baud rate generator	17.3	Wave soldering 54
3	Register descriptions 18	17.4	Manual soldering 55
3.1	Receive Holding Register (RHR) 20	17.5	Package related soldering information 55
3.2	Transmit Holding Register (THR) 20	18	Abbreviations 56
3.3	FIFO Control Register (FCR)	19	Revision history 57
3.4	Line Control Register (LCR)	20	Data sheet status
3.5	Line Status Register (LSR)	21	Definitions
3.6	Modern Status Register (MSR)		
3.7 3.8	Interrupt Enable Register (IER)	22	Disclaimers
3.9	Interrupt Identification Register (IIR)	23	Trademarks 58
3.10	Enhanced Features Register (EFR) 29	24	Contact information 58
3.10	Division Registers (DLL, DLH)		
3.12	Transmission Control Register (TCR) 30		
3.13	Trigger Level Register (TLR)		
3.14	Transmitter FIFO Level Register (TXLVL) 30		
3.15	Receiver FIFO Level Register (RXLVL) 31		
3.16	Programmable I/O pins Direction Register		



© Koninklijke Philips Electronics N.V. 2005

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 19 September 2005 Document number: 9397 750 14333