# **Product Specification**

(Preliminary)

Part Name: OEL Display Module Part ID: UG-2864HMBEG01

Doc No.: SAS1-9050-A



From: Univision Technology Inc.

Approved by

## **Univision Technology Inc.**

8, Kebei RD 2, Science Park, Chu-Nan, Taiwan 350, R.O.C.

#### Notes:

- 1. Please contact Univision Technology Inc. before assigning your product based on this module specification
- 2. The information contained herein is presented merely to indicate the characteristics and performance of our products. No responsibility is assumed by Univision Technology Inc. for any intellectual property claims or other problems that may result from application based on the module described herein.



# Revised History

UG-2864HMBEG01 A New February 17, 200
CONFIDENTIA

Doc. No: SAS1-9050-A

# CONFIDENTIAL

#### Notice:

No part of this material may be reproduces or duplicated in any form or by any means without the written permission of Univision Technology Inc. Univision Technology Inc. reserves the right to make changes to this material without notice. Univision Technology Inc. does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of Foreign Exchange and Foreign Trade Law of Taiwan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

#### © Univision Technology Inc. 2009, All rights reserved.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

# **Contents**

Re	visi	on History	i
		?	
Ca	ontei	nts	iii
1.	Ва	sic Specifications	. 1~5
_		Display Specifications	
	1.2	· · ·	
	1.3	Active Area & Pixel Construction	
	1.4	Mechanical Drawing	2
	1.5	Pin Definition	
	1.6	Block Diagram	5
		1.6.1 V <sub>CC</sub> Supplied Externally	5
		1.6.2 V <sub>CC</sub> Generated by Internal DC/DC Circuit	6
2.	Abs	solute Maximum Ratings	
	3.1	Opties Characteristics	8
A	3.2	DC Characteristics	8
-	3.3	AC Characteristics	9
		3.3.1 68XX-Series MPU Parallel Interface Timing Characteristics	9
		3.3.2 80XX-Series MPU Parallel Interface Timing Characteristics	
		3.3.3 Serial Interface Timing Characteristics (4-wire SPI)	
		3.3.4 Serial Interface Timing Characteristics (3-wire SPI)	12
		3.3.5 I <sup>2</sup> C Interface Timing Characteristics	13
4.	Fu	nctional Specification14	<i>4~15</i>
		Commands	
	4.2	Power down and Power up Sequence	14
		4.2.1 Power up Sequence	14
		4.2.2 Power down Sequence	14
		Reset Circuit	
	4.4	Actual Application Example	15
5.	Rel	liabilityliability	16
	5.1	Contents of Reliability Tests	16
	5.2		
	5.3	Failure Check Standard	16
6.	Out	tgoing Quality Control Specifications12	7~2 <i>1</i>
	6.1	Environment Required	17
	6.2	Sampling Plan	17
	6.3		
		6.3.1 Cosmetic Check (Display Off) in Non-Active Area	
		6.3.2 Cosmetic Check (Display Off) in Active Area	20



6.3.3 Pattern Check (Display On) in Active Area	21
Package Specifications	22
Precautions When Using These OEL Display Modules	
8.1 Handling Precautions	23
8.2 Storage Precautions	24
8.3 Designing Precautions	24
8.4 Precautions when disposing of the OEL display modules	25
	<ul> <li>8.1 Handling Precautions</li> <li>8.2 Storage Precautions</li> <li>8.3 Designing Precautions</li> </ul>

# CONFIDENTIAL



## 1. Basic Specifications

## 1.1 Display Specifications

1) Display Mode: Passive Matrix

2) Display Color: Area Color (Light Blue & Yellow)

3) Drive Duty: 1/64 Duty


## 1.2 Mechanical Specifications

1) Outline Drawing: According to the annexed outline drawing

2) Number of Pixels:  $128 \times 64$ 

3) Panel Size: 26.70 × 19.26 × 1.45 (mm)
 4) Active Area: 21.744 × 10.864 (mm)
 5) Pixel Pitch: 0.17 × 0.17 (mm)
 6) Pixel Size: 0.154 × 0.154 (mm)


7) Weight: 1.54 (g)





## Doc. No: SAS1-9050-A

## **Mechanical Drawing**





## 1.5 Pin Definition

Pin Number	Symbol	Туре	Fu	nction		
Power Supply	y	•				
9	VDD	P	Power Supply for Logi This is a voltage supply external source.		must be co	onnected to
8	VSS	P	Ground of Logic Circu This is a ground pin. It pins. It must be connect	acts as a r		
28	VCC	P	Power Supply for OEL Panel  This is the most positive voltage supply pin of the chip A stabilization capacitor should be connected between this pin and VSS when the converter is used. It must be connected to external source when the converter is no used.			
29	VLSS	P	Ground of Analog Circuit  This is an analog ground pin. It should be connected to VSS externally.			
Driver			·			
26	VCOMH	I O	should be connected between this pin and VSS. Set the current lower than 12.5µA.  Voltage Output High Level for COM Signal  This pin is the interest that have been content high large.			
DC/DC Conv	erter		between this pin and VSS			
6	VBAT	P	Power Supply for DC/D This is the power supply DC/DC voltage converte external source when the connected to VDD when the	pin for the er. It m converter in he convert	internal bust be co is used. I er is not us	uffer of the nnected to t should be sed.
4 / 5 2 / 3	C1P/C1N C2P/C2N	I	Positive Terminal of the Negative Terminal of the The charge-pump capaciterminals. They must be not used.	he Flying itors are r	Boost C required be	<i>apacitor</i> etween the
Interface		_				
10 11 12	BS0 BS1 BS2	I	Communicating Protoc These pins are MCU into following table:  I2C 3-wire SPI 4-wire SPI	BSO 0 1 0		t. See the BS2 0 0 0
14	RES#	I	8-bit 68XX Parallel 8-bit 80XX Parallel Power Reset for Control This pin is reset signal initialization of the chip is	input. W	Then the p	oin is low,




# 1.5 Pin Definition (Continued)

	Pin Number	Symbol	I/O	Function
	Interface (Co	ontinued)		
	13	CS#	I	Chip Select This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low.
	15	D/C#	I	Data/Command Control  This pin is Data/Command control pin. When the pin is pulled high, the input at D7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams.  When the pin is pulled high and serial interface mode is selected, the data at SDIN is treated as data. When it is pulled low, the data at SDIN will be transferred to the command register. In I2C mode, this pin acts as SA0 for slave address selection.
	17 E/RD#			Read/Write Enable or Read  This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the CS# is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled low and CS# is pulled low.
	16	R/W#	I	Read/Write Select or Write  This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Pull this pin to "High" for read mode and pull it to "Low" for write mode.  When 80XX interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the CS# is pulled low.
	18~25	D0~D7	I/O	Host Data Input/Output Bus  These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. When I2C mode is selected, D2 & D1 should be tired together and serve as SDAout & SDAin in application and D0 is the serial clock input SCL.
	Reserve		_	
	7	N.C.	-	Reserved Pin  The N.C. pins between function pins are reserved for compatible and flexible design.
	1, 30	N.C. (GND)	-	Reserved Pin (Supporting Pin)  The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground.

## Doc. No: SAS1-9050-A

## 1.6 Block Diagram

## 1.6.1 V<sub>CC</sub> Supplied Externally



MCU Interface Selection: BS0, BS1 and BS2


Pins connected to MCU interface: CS#, RES#, D/C#, R/W#, E/RD#, and

D0~D7

C1, C3: 0.1μF C2, C4, C5: 4.7μF

R1:  $560k\Omega$ , R1 = (Voltage at IREF – VSS) / IREF

1.6.2 V<sub>CC</sub> Generated by Internal DC/DC Circuit



MCU Interface Selection: BS0, BS1 and BS2

Pins connected to MCU interface: CS#, RES#, D/C#, R/W#, E/RD#, and

D0~D7

C1, C2, C5, C6: 1μF C3, C4: 4.7μF

R1:  $390k\Omega$ , R1 = (Voltage at IREF – VSS) / IREF



#### Doc. No: SAS1-9050-A

# 2. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Logic	$V_{\mathrm{DD}}$	-0.3	4	V	1, 2
Supply Voltage for Display	$V_{CC}$	0	11	V	1, 2
Operating Temperature	$T_{OP}$	-30	70	°C	-
Storage Temperature	$T_{STG}$	-40	80	°C	_

Note 1: All the above voltages are on the basis of "VSS = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

# CONFIDENTIAL

# Doc. No: SAS1-9050-A

## 3.1 Optics Characteristics

3. Optics & Electrical Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Brightness	$L_{br}$	With Polarizer	80	100		cd/m <sup>2</sup>
(V <sub>CC</sub> Supplied Externally)	L <sub>br</sub>	(Note 3)	00	100	_	Cu/III
Brightness	ī	With Polarizer	50	60		$cd/m^2$
(V <sub>CC</sub> Generated by Internal DC/DC)	$L_{br}$	( <i>Note 4</i> )	30	00	-	ca/m
CIE (Dlug)	(x)	Without Polarizer	0.12	0.16	0.20	
C.I.E. (Blue)	(y)	Williout Polarizei	0.22	0.26	0.30	
CIE (Vallow)	(x)	Without Polarizer	0.44	0.48	0.52	
C.I.E. (Yellow)	(y)	Without Polarizer	0.46	0.50	0.54	
Dark Room Contrast	CR		-	>2000:1	_	
View Angle			>160	_	_	degree

<sup>\*</sup> Optical measurement taken at  $V_{DD} = 2.8V$ ,  $V_{CC} = 9V \& 7.35V$ . Software configuration follows Section 4.4 Initialization.

# 3.2 DC Characteristics

		19 1, 1/2				
Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Supply Voltage for Logic	$V_{ m DD}$	_	1.65	2.8	3.3	V
Supply Voltage for Display	$V_{CC}$	Note 3	8.5	9	9.5	V
Supply Voltage for DC/DC	$V_{BAT}$	Internal DC/DC Enable	3.5	-	4.2	V
Supply Voltage for Display (Generated by Internal DC/DC)	$V_{CC}$	Note 4	7	7.35	7.5	V
High Level Input	$V_{\mathrm{IH}}$	-	$0.8 \times V_{DD}$	-	$V_{DD}$	V
Low Level Input	$V_{\mathrm{IL}}$	-	0	-	$0.2 \times V_{DD}$	V
High Level Output	$V_{OH}$	$I_{OUT} = 100 \mu A, 3.3 MHz$	$0.9 \times V_{DD}$	-	$V_{DD}$	V
Low Level Output	$V_{OL}$	$I_{OUT} = 100 \mu A, 3.3 MHz$	0	-	$0.1 \times V_{DD}$	V
Operating Current for V <sub>DD</sub>	$I_{DD}$	-	-	180	300	μΑ
Operating Current for V <sub>CC</sub>	Ι	Note 5	-	6.0	7.5	mA
(V <sub>CC</sub> Supplied Externally)	$I_{CC}$	Note 6	-	10.8	13.5	mA
Operating Current for V <sub>BAT</sub>	ī	Note 7	-	11.6	14.5	mA
$(V_{CC} Generated by Internal DC/DC)$	$I_{BAT}$	Note 8	-	20.9	26.1	mΑ
Sleep Mode Current for V <sub>DD</sub>	I <sub>DD, SLEEP</sub>	-	-	1	5	μΑ
Sleep Mode Current for V <sub>CC</sub>	I <sub>CC, SLEEP</sub>	-	-	1	5	μΑ

Note 3 & 4: Brightness (L<sub>br</sub>) and Supply Voltage for Display (V<sub>CC</sub>) are subject to the change of the panel characteristics and the customer's request.

 $V_{DD} = 2.8V$ ,  $V_{CC} = 9V$ , 50% Display Area Turn on. Note 5:

 $V_{DD} = 2.8V$ ,  $V_{CC} = 9V$ , 100% Display Area Turn on. Note 6:

 $V_{DD}=2.8V,\ V_{CC}=7.35V,\ 50\%$  Display Area Turn on. Note 7:

Note 8:  $V_{DD} = 2.8V$ ,  $V_{CC} = 7.35V$ , 100% Display Area Turn on.




Doc. No: SAS1-9050-A

## 3.3 AC Characteristics

## 3.3.1 68XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
$t_{cycle}$	Clock Cycle Time	300	-	ns
$t_{AS}$	Address Setup Time	0	-	ns
$t_{AH}$	Address Hold Time	0	-	ns
$t_{ m DSW}$	Write Data Setup Time	40	-	ns
$t_{\mathrm{DHW}}$	Write Data Hold Time	7	-	ns
$t_{\mathrm{DHR}}$	Read Data Hold Time	20	-	ns
$t_{OH}$	Output Disable Time	_	70	ns
$t_{ACC}$	Access Time	_	140	ns
DW	Chip Select Low Pulse Width (Read)	120		<b></b>
$PW_{CSL}$	Chip Select Low Pulse width (Write)	60	_ =	ns
PW <sub>CSH</sub>	Chip Select High Pulse Width (Read) Chip Select High Pulse Width (Write)	60	- /	ns
$t_{ m R}$	Rise Time Fall Time		40	ns ns

<sup>\*</sup>  $(V_{DD} - V_{SS} = 1.65 \text{V to } 3.3 \text{V}, T_a = 25 ^{\circ}\text{C})$ 




<sup>\*</sup> Software configuration follows Section 4.4 Initialization.



## 3.3.2 80XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time	300	-	ns
$t_{AS}$	Address Setup Time	10	-	ns
$t_{AH}$	Address Hold Time	0	-	ns
$t_{ m DSW}$	Write Data Setup Time	40	_	ns
$t_{ m DHW}$	Write Data Hold Time	7	_	ns
$t_{\mathrm{DHR}}$	Read Data Hold Time	20	-	ns
$t_{OH}$	Output Disable Time	_	70	ns
$t_{ACC}$	Access Time	_	140	ns
$t_{PWLR}$	Read Low Time	120	-	ns
$t_{\mathrm{PWLW}}$	Write Low Time	60	-	ns
$t_{PWHR}$	Read High Time	60	-	ns
$t_{\mathrm{PWHW}}$	Write High Time	60	-	ns
$t_{CS}$	Chip Select Setup Time	0	_	ns
$t_{CSH}$	Chip Select Hold Time to Read Signal	0		ns
t <sub>CSF</sub>	Chip Select Hold Time	20		ns
t <sub>R</sub>	Rise Time	<b>#</b> - <b> </b>	40//	ns
$t_{ m F}$	Fall Time	_	40	ns

<sup>\*</sup>  $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_a = 25^{\circ}C)$ 






Doc. No: SAS1-9050-A

## 3.3.3 Serial Interface Timing Characteristics: (4-wire SPI)

Symbol	Description	Min	Max	Unit
$t_{ m cycle}$	Clock Cycle Time	100	_	ns
$t_{AS}$	Address Setup Time	15	-	ns
$t_{AH}$	Address Hold Time	15	-	ns
$t_{CSS}$	Chip Select Setup Time	20	-	ns
$t_{CSH}$	Chip Select Hold Time	10	-	ns
$t_{ m DSW}$	Write Data Setup Time	15	_	ns
$t_{\mathrm{DHW}}$	Write Data Hold Time	15	_	ns
$t_{CLKL}$	Clock Low Time	20	_	ns
$t_{CLKH}$	Clock High Time	20	_	ns
$t_{R}$	Rise Time	_	40	ns
$t_{\mathrm{F}}$	Fall Time	-	40	ns

<sup>\*</sup>  $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_a = 25^{\circ}C)$ 






Doc. No: SAS1-9050-A

# 3.3.4 Serial Interface Timing Characteristics: (3-wire SPI)

Symbol	Description	Min	Max	Unit
$t_{ m cycle}$	Clock Cycle Time	100	-	ns
$t_{CSS}$	Chip Select Setup Time	20	-	ns
$t_{CSH}$	Chip Select Hold Time	10	-	ns
$t_{ m DSW}$	Write Data Setup Time	15	-	ns
$t_{ m DHW}$	Write Data Hold Time	15	-	ns
$t_{CLKL}$	Clock Low Time	20	-	ns
$t_{CLKH}$	Clock High Time	20	-	ns
$t_R$	Rise Time	_	40	ns
$t_{\mathrm{F}}$	Fall Time	_	40	ns

<sup>\*</sup>  $(V_{DD} - V_{SS} = 1.65 \text{V to } 3.3 \text{V}, T_a = 25 ^{\circ}\text{C})$ 






Doc. No: SAS1-9050-A

# 3.3.5 I<sup>2</sup>C Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time	2.5	-	us
t <sub>HSTART</sub>	Start Condition Hold Time	0.6	-	us
4	Data Hold Time (for "SDA <sub>OUT</sub> " Pin)	0		no
$t_{ m HD}$	Data Hold Time (for "SDA <sub>IN</sub> " Pin)	300	_	ns
$t_{\mathrm{SD}}$	Data Setup Time	100	-	ns
t <sub>SSTART</sub>	Start Condition Setup Time (Only relevant for a repeated Start condition)	0.6	-	us
$t_{SSTOP}$	Stop Condition Setup Time	0.6	-	us
$t_R$	Rise Time for Data and Clock Pin		300	ns
$t_{\mathrm{F}}$	Fall Time for Data and Clock Pin		300	ns
t <sub>IDLE</sub>	Idle Time before a New Transmission can Start	1.3	-	us



Doc. No: SAS1-9050-A

## 4. Functional Specification


#### 4.1. Commands

Refer to the Technical Manual for the SSD1306

## 4.2 Power down and Power up Sequence


To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.

#### 4.2.1 Power up Sequence:



- 2. Send Display off command
- 3. Initialization
- 4. Clear Screen
- 5. Power up V<sub>CC</sub>

6. Delay 100ms
(When V<sub>CC</sub> is stable)
7. Send Display on command



 $V_{CC}$ 


V<sub>DD</sub> on

V<sub>CC</sub> on

Display on

## 4.2.2 Power down Sequence:

- 1. Send Display off command
- 2. Power down  $V_{CC}$
- 3. Delay 100ms (When V<sub>CC</sub> is reach 0 and panel is completely discharges)
- 4. Power down V<sub>DD</sub>



#### 4.3 Reset Circuit


When RES# input is low, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 128×64 Display Mode
- 3. Normal segment and display data column and row address mapping (SEG0 mapped to column address 00h and COM0 mapped to row address 00h)
- 4. Shift register data clear in serial interface
- 5. Display start line is set at display RAM address 0
- 6. Column address counter is set at 0
- 7. Normal scan direction of the COM outputs
- 8. Contrast control register is set at 7Fh
- 9. Normal display mode (Equivalent to A4h command)

## 4.4 Actual Application Example

Command usage and explanation of an actual example

#### <Initialization>



- \* Written Value for Parameters
  - (1) → V<sub>CC</sub> Supplied Externally
  - (2)  $\rightarrow V_{CC}$  Generated by Internal DC/DC Circuit

If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.

Doc. No: SAS1-9050-A


## 5. Reliability

## 5.1 Contents of Reliability Tests

Item	Conditions	Criteria
High Temperature Operation	70°C, 240 hrs	
Low Temperature Operation	-30°C, 240 hrs	
High Temperature Storage	80°C, 240 hrs	The operational
Low Temperature Storage	-40°C, 240 hrs	functions work.
High Temperature/Humidity Operation	60°C, 90% RH, 120 hrs	
Thermal Shock	$-40$ °C $\Leftrightarrow$ 85°C, 24 cycles 60 mins dwell	

<sup>\*</sup> The samples used for the above tests do not include polarizer.

#### 5.2 Lifetime



Note 6: The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

#### 5.3 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.

<sup>\*</sup> No moisture condensation is observed during tests.



## 6. Outgoing Quality Control Specifications

## 6.1 Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

Temperature:  $23 \pm 5^{\circ}\text{C}$ Humidity:  $55 \pm 15 \text{ }\%\text{RH}$ 

Fluorescent Lamp: 30W
Distance between the Panel & Lamp:  $\geq 50 \text{ cm}$ Distance between the Panel & Eyes of the Inspector:  $\geq 30 \text{ cm}$ 

Finger glove (or finger cover) must be worn by the inspector.

Inspection table or jig must be anti-electrostatic.

## 6.2 Sampling Plan

Level II, Normal Inspection, Single Sampling, MIL-STD-105E



#### 6.3.1 Cosmetic Check (Display Off) in Non-Active Area

Check Item	Classification	Criteria
Panel General Chipping	Minor	X > 6 mm (Along with Edge) Y > 1 mm (Perpendicular to edge)



6.3.1 Cosmetic Check (Display Off) in Non-Active Area (Continued)

Check Item	Classification	Criteria
Panel Crack	Minor	Any crack is not allowable.
Cupper Exposed (Even Pin or Film)	Minor	Not Allowable by Naked Eye Inspection
Film or Trace Damage  Terminal Lead Twist	Minor	Not Allowable  D. TWISTED LEAD
Terminal Lead Broken	Minor	Not Allowable  A. BROKEN LEAD
Terminal Lead Prober Mark	Acceptable	



6.3.1 Cosmetic Check (Display Off) in Non-Active Area (Continued)

Check Item	Classification	Criteria
Terminal Lead Bent	Minor	NG if any bent lead cause lead shorting.
(Not Twist or Broken)	Minor	NG for horizontally bent lead more than 50% of its width.
Glue or Contamination on Pin (Couldn't Be Removed by Alcohol)	Minor	
Ink Marking on Back Side of panel (Exclude on Film)	Acceptable	Ignore for Any





Doc. No: SAS1-9050-A

## 6.3.2 Cosmetic Check (Display Off) in Active Area

Check Item	Classification	Criteria	
Any Dirt & Scratch on Polarizer's Protective Film	Acceptable	Ignore for not Affect the Polarizer	
Scratches, Fiber, Line-Shape Defect (On Polarizer)	Minor	$W \le 0.1$ $W > 0.1, L \le 2$ L > 2	Ignore $n \le 1$ $n = 0$
Dirt, Black Spot, Foreign Material, (On Polarizer)	Minor	$\Phi \le 0.1$ $0.1 < \Phi \le 0.25$ $0.25 < \Phi$	Ignore $n \le 1$ $n = 0$
		Φ ≤ 0.5 → Ignore if no Inf Display	luence on
Dent, Bubbles, White spot (Any Transparent Spot on Polarizer)	Minor	0.5 < Ф	n = 0
Fingerprint, Flow Mark (On Polarizer)	Minor	Not Allowar	le L

- \* Protective film should not be tear off when cosmetic check.
- \*\* Definition of W & L & Φ (Unit: mm):







Doc. No: SAS1-9050-A


6.3.3 Pattern Check (Display On) in Active Area

Check Item	Classification	Criteria
No Display	Major	
Flicker	Major	Not Allowable
Missing Line	Major	
Pixel Short	Major	
Darker Pixel	Major	
Wrong Display	Major	
Un-uniform	Major	



### Doc. No: SAS1-9050-A

# 7. Package Specifications



Item			Quantity
Holding Trays	(A)	15	per Primary Box
Total Trays	(B)	16	per Primary Box (Including 1 Empty Tray)
Primary Box	(C)	1~4	per Carton (4 as Major / Maximum)

Doc. No: SAS1-9050-A

## 8. Precautions When Using These OEL Display Modules

## **8.1 Handling Precautions**


- 1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the polarizer of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
  - \* Scotch Mending Tape No. 810 or an equivalent

Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.

Also, pay attention that the following liquid and solvent may spoil the



6) Hold OEL display module very carefully when placing OEL display module into the system housing. Do not apply excessive stress or pressure to OEL display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 7) Do not apply stress to the LSI chips and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handing OEL display modules to prevent occurrence of element breakage accidents by static electricity.
  - \* Be sure to make human body grounding when handling OEL display modules.
  - \* Be sure to ground tools to use or assembly such as soldering irons.
  - \* To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
  - \* Protective film is being applied to the surface of the display panel of the OEL display module. Be careful since static electricity may be generated when exfoliating the protective film.



- Doc. No: SAS1-9050-A
- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

#### 8.2 Storage Precautions

- 1) When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps, etc. and, also, avoiding high temperature and high humidity environments or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Univision Technology Inc.)
  - At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.
- 2) If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

### **8.3 Designing Precautions**

- The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OEL display module, fasten the external plastic housing section.
- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as follows: SSD1306
  - \* Connection (contact) to any other potential than the above may lead to rupture of the IC.



#### 8.4 Precautions when disposing of the OEL display modules

1) Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

Doc. No: SAS1-9050-A

#### 8.5 Other Precautions

- When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur. Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.
  - \* Pins and electrodes
  - \* Pattern layouts such as the FPC
- 3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.
  - \* Design the product and installation method so that the OEL driver may be shielded from light in actual usage.
  - \* Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.
- 4) Although this OEL display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.