


(How Processes stored & accessed in mem?)
 Its in the PCB (part of mem but how is it used?)

PTBR - page table base register. Points to page table in mem.




- OS will switch PTBR to point to correct PT on process swap

- Get to store your program all over memory

tradeoff is 2 memory accesses { PT lookup & then
 Physical address build
 then physical address
 lookup

Let's see if we can fix that Translation Lookaside Buffer (TLB)
Fast Cache (often on chip) much faster than memory
 stores recent translations of logical address \rightarrow physical address
 Small



It's usual because each frame contains ~4,000 bytes, sequentially (2¹²) (no jumps) you have 1 TLB miss a then 4000 hits

TLB hit (usual) get fast frame #

TLB miss (unusual) get it from mem (page table of process in mem)

That's nice! what happens when context switches?


① Flush entire TLB & start anew (x86) makes sense since all TLB entries are for switched out process

② Attach process ID to each TLB entry
 - requires additional space (Process ID)
 - only useful if have TLB that is mostly empty

Page Sharing

Threads can share host process memory to communicate
what about processes?

Map shared memory



Page tables are great but... they are too big (I have not shown full PT)

= 32 bit address space (4 billion) = 2^{32}

= 4 Kb per page = 2^{12}

= have $2^{32} / 2^{12} = 2^{20}$ page table entries (= 1,000,000)

= each row 2.5 bytes
20 bits virtual 2.5 bytes physical = 5 bytes

= page table size 5 Mbytes - kinda large for something that is very sparse.

stopped here 11/16/16 first class

fix! - Hierarchical paging (multilevel)

break PT into multilevel PT's

size PT =

2 bytes x 256 pages
= 512 bytes

ex.

(14 bits num) $\Rightarrow 2^{14} = 64K$ it all

64 bytes/frame $\Rightarrow 2^6 = 64$

page table entries $\Rightarrow 2^{14} / 2^6 = 2^8 = 256$ Pages

PT

0000 0000

code

0010 0100

heap

1111 1110

stack

using 3 out of 256

page table

8 bits	8 bits
virtual	physical


Break page table into page sized units (64 bytes/page)

$$256 \text{ entries} \times 2 \text{ bytes/entry} = 512 \text{ bytes} = 2^9$$

if break into 64 byte sized chunks

$$2^{10} / 2^6 = 16$$

can divide initial 256 entry PTE into 16 entries



gone from needing 1016 pages to 4

for 32 bit addressing

go from needing 1,000,000 to 4

disadvantage - 3 lookups for each memory access