

Department of Physics, Computer Science & Engineering

CPSC 410 – Operating Systems I

Virtualizing Memory: Faster with TLB

Keith Perkins

Adapted from "CS 537 Introduction to Operating Systems" Arpaci-Dusseau


Questions answered in this lecture:

- Review paging...
- How can page translations be made faster?
- What is the basic idea of a TLB (Translation Lookaside Buffer)?
- What types of workloads perform well with TLBs?
- How do TLBs interact with context-switches?

Announcements

- P1: Due last Saturday : Graded soon
- Late handin directory for unusual circumstances
- Project 2: Available now
 - Due two weeks from yesterday: Monday, Oct 5
 - Can work with project partner in your discussion section (unofficial)
 - Two parts:
 - Linux: Shell -- fork() and exec(), file redirection, history
 - Xv6: Scheduler simplistic MLFQ
 - Two discussion videos again; watch early and often!
 - Fill out form on course web page if you would like project partner assigned (5:35 Wed)
 - Communicate with your project partner!
- Exam 1: Two weeks, Thu 10/1 7:15 9:15 in Humanities Bldg, Room 3650
 - Class time that day for review
 - Look at homeworks / simulations for sample questions
 - Fill out form on course web if you have academic conflict and must take alternate exam:
 - **DEADLINE THURSDAY; Notify Friday**
- Reading for today: Chapter 19

Review: PaginG



Review:

Paging PROS and CONS

Advantages

- No external fragmentation
 - don't need to find contiguous RAM
- All free pages are equivalent
 - · Easy to manage, allocate, and free pages

Disadvantages

- Page tables are too big
 - Must have one entry for every page of address space
- Accessing page tables is too slow [today's focus]
 - Doubles number of memory references per instruction

Translation Steps

H/W: for each mem reference:

```
(cheapextract VPN (virt page num) from VA (virt addr)
(cheapexalculate addr of PTE (page table entry)

(expensive read PTE from memory
(cheapextract PFN (page frame num)
(cheapextract PA (phys addr)

(expensive read contents of PA from memory into register
```

Which steps are expensive?

Which expensive step will we avoid in today's lecture?

Example: Array Iterator

What virtual addresses? What physical addresses?

```
int sum = 0;
for (i=0; i<N; i++){
    sum += a[i];
}
Assume 'a' starts at 0x3000
Ignore instruction fetches</pre>
```

load 0x3000	load 0x100C
	load 0x7000
load 0x3004	load 0x100C
load 0x3008	load 0x7004
	load 0x100C
load 0x300C	load 0x7008
	load 0x100C
	load 0x700C


Aside: What can you infer?

- ptbr: 0x1000; PTE 4 bytes each
- VPN 3 -> PPN 7

Observation:

Repeatedly access same PTE because program repeatedly accesses same virtual page

Strategy: Cache Page Translations



TLB: Translation Lookaside Buffer (yes, a poor name!)


TLB Organization

TLB Entry

Tag (virtual page number)

Physical page number (page table entry)

Various ways to organize a 16-entry TLB (artificially small)



Direct mapped

14

Lookup

- Calculate set (tag % num_sets)
- Search for tag within resulting set

TLB Associativity Trade-offs

Higher associativity

- + Better utilization, fewer collisions
- Slower
- More hardware

Lower associativity

- + Fast
- + Simple, less hardware
- Greater chance of collisions

TLBs usually fully associative

Array Iterator (w/ TLB)

```
int sum = 0;
for (i = 0; i < 2048; i++){
    sum += a[i];
```

Assume following virtual address stream: load 0x1000

load 0x1004


What will TLB behavior look like?

load 0x1008

load 0x100C

...

TLB Accesses: SEQUENTIAL Example



Phys load Obolo 10Ad 0 \$50004 (Tle Barit) 1008 10 pd 0 15 000c (TLB hit) load OBS 2000 (Tlog drit) 2004 load 0x500C load 0x0008 load 0x4000 (TLB hit) load 0x4004

PERFORMANCe OF TLB?

Calculate miss rate of TLB for data:

```
# TLB misses / # TLB lookups
                                      # TLB lookups?
                                           = number of accesses to a = 2048
int sum = 0;
                                      # TLB misses?
for (i=0; i<2048; i++) \{
                                           = number of unique pages accessed
                                           = 2048 / (elements of 'a' per 4K page)
      sum += a[i];
                                           = 2K / (4K / sizeof(int)) = 2K / 1K
                                           =2
                                      Miss rate?
                                           2/2048 = 0.1\%
                                      Hit rate? (1 – miss rate)
                                           99.9%
```

Would hit rate get better or worse with smaller pages
Worse

TLB PERFORMANCE

How can system improve TLB performance (hit rate) given fixed number of TLB entries?

Increase page size

Fewer unique page translations needed to access same amount of memory

TLB Reach:

Number of TLB entries * Page Size

TLB PERFORMANCE with Workloads

\$equential array accesses almost always hit in TLB

Very fast!

What access pattern will be slow?

Highly random, with no repeat accesses


Workload acCESS PATTERNS

Workload A

```
int sum = 0;
for (i=0; i<2048; i++) {
    sum += a[i];
```

Workload B int sum = 0; srand(1234); for (i=0; i<1000; i++) { sum += a[rand() % N]; } srand(1234); for (i=0; i<1000; i++) { sum += a[rand() % N]; }</pre>

Workload ACCESS PATTERNS



Workload Locality

Spatial Locality: future access will be to nearby addresses **Temporal Locality**: future access will be repeats to the same data

What TLB characteristics are best for each type?

Spatial:

- Access same page repeatedly; need same vpn->ppn translation
- Same TLB entry re-used

Temporal:

- Access same address near in future
- Same TLB entry re-used in near future
- How near in future? How many TLB entries are there?

Replacement policies


LRU: evict Least-Recently Used TLB slot when needed

(More on LRU later in policies next week)

Random: Evict randomly choosen entry

Which is better?

LRU Troubles



Valid	Virt	Phys
0	?	?
0	?	?
0	?	?
0	?	?

Workload repeatedly accesses same offset across 5 pages (strided abut only 4 TLB entries

What will TLB contents be over time? How will TLB perform?

TLB Replacement policies

LRU: evict Least-Recently Used TLB slot when needed

(More on LRU later in policies next week)

Random: Evict randomly choosen entry

Sometimes random is better than a "smart" policy!

TLB PERFORMANCE

How can system improve TLB performance (hit rate) given fixed number of TLB entries?

Increase page size

Fewer unique translations needed to access same amount of memory)


Context Switches

What happens if a process uses cached TLB entries from another process?

Solutions?

- 1. Flush TLB on each switch
 - Costly; lose all recently cached translations
- 2. Track which entries are for which process
 - Address Space Identifier
 - Tag each TLB entry with an 8-bit ASID
 - how many ASIDs do we get?
 - why not use PIDs?

TLB Example with ASID



TLB Performance

Context switches are expensive Even with ASID, other processes "pollute" TLB

Discard process A's TLB entries for process B's entries

Architectures can have multiple TLBs

- 1 TLB for data, 1 TLB for instructions
- 1 TLB for regular pages, 1 TLB for "super pages"

HW and OS Roles

Who Handles TLB MISS? H/W or OS?

H/W: CPU must know where pagetables are

- CR3 register on x86
- Pagetable structure fixed and agreed upon between HW and OS
- HW "walks" the pagetable and fills TLB
- **OS**: CPU traps into OS upon TLB miss
 - "Software-managed TLB"
 - OS interprets pagetables as it chooses
 - Modifying TLB entries is privileged
 - otherwise what could process do?

Need same protection bits in TLB as pagetable

- rwx

Summary

- Pages are great, but accessing page tables for every memory access is slow
- Cache recent page translations -> TLB
 - Hardware performs TLB lookup on every memory access
- TLB performance depends strongly on workload
 - Sequential workloads perform well
 - Workloads with temporal locality can perform well
 - Increase TLB reach by increasing page size
- In different systems, hardware or OS handles TLB misses
- TLBs increase cost of context switches
 - Flush TLB on every context switch
 - Add ASID to every TLB entry