
IBCM

```
#include <iostream>
int main() {
  std::cout << "Hello!\n";
  return 0;
}</pre>
```

hello.o (not shown)

```
hello.cpp
                                                                  hello.s
 #include <iostream>
                                   .LC0:
int main() {
                                     .string "Hello!\n"
   std::cout << "Hello!\n";</pre>
                                   main:
   return 0;
                                     sub rsp, 8
                                     mov esi, .LC0 # arg1 \leftarrow "Hello!\n"
                                     mov edi, _ZSt4cout # arg2 ← cout
                                     call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_F
hello.o (not shown)
                                                           # call operator<<</pre>
                                                           # return value \leftarrow 0
                                     xor eax, eax
                                     pop rdx
                                     ret
                                                           # return
```

```
hello.cpp
                                                                  hello.s
 #include <iostream>
                                   .LC0:
 int main() {
                                     .string "Hello!\n"
   std::cout << "Hello!\n";</pre>
                                   main:
   return 0;
                                     sub rsp, 8
                                     mov esi, .LC0 # arg1 \leftarrow "Hello!\n"
                                     mov edi, _ZSt4cout # arg2 ← cout
                                     call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_F
hello.o (not shown)
                                                           # call operator<<</pre>
                                                           # return value \leftarrow 0
                                     xor eax, eax
                                     pop rdx
                                     ret
                                                           # return
```




assembly language and machine language


machine language — what the physical hardware expects how it reads bytes of memories when looking for work


assembly language — text representation of that direct translation to machine code

why learn assembly?


designing hardware
writing compilers
writing operating systems
understanding how compilers work
understanding how computers work









5







fetch execute cycle

```
while (true) {
     IR <- memory[PC]</pre>
     execute instruction TR
     if (instruction didn't change PC)
          PC <- PC + length of instruction in IR
PC = program counter
IR = instruction register
instructions — one operation
    in machine code: represented by bits
    in assembly language: reprsented by text
```

example instructions

```
(in assembly language)
x86 example:
add ecx, ebx
add ecx, 1
(ecx and ebx are registers)
IBCM example:
load 100
add 200
store 300
(implicitly uses special "accumulator" register)
```

IBCM simulators

```
toy assembly language IBCM
no physical implementation, so...
simulators (all point to same implementation):
    https://www.cs.virginia.edu/~cs216/ibcm/
    https://people.virginia.edu/~asb2t/ibcm/
works in browser
will do bad things if your program doesn't terminate
    (turn off the simulated machine)
```

IBCM machine state

| accumulator | |
|----------------------|--|
| instruction register | |
| program register | |

3 registers (16 bits each)

IBCM machine state

| accumulator |
|----------------------|
| instruction register |
| program register |
| [18 1 18 11] |

3 registers (16 bits each)

| address 0×000 0×001 0×002 0×003 | value (16 bits) |
|---|-----------------|
| ••• | ••• |
| 0xFFD 0xFFE 0xFFF | |

memory $4096 (2^{12}) 16$ -bit words

on words

we deal with a lot of 16-bit values


"natural" size of this machine size of registers size of memory accesses

convention: natural size called word

IBCM: only size for registers


IBCM: size of instructions in machine code

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | - |
|----|-----|-----|----|----|----------|---|-----|------|------|------|--------|---|------|---|---|--------|
| 0 | 0 | 0 | 0 | | | | | (| ้นทน | sed |) | | | | | halt |
| 0 | 0 | 0 | 1 | | O p | | | | (| ้นทน | ısed |) | | | | I/O |
| 0 | 0 | 1 | 0 | | ift p | | (uı | nuse | ed) | | | C | coun | t | | shifts |
| | орс | ode | 1 | | address | | | | | | others | | | | | |





opcode

which instruction?





halt — opcode 0 stops the machine





I/O operation – opcode 1 4 types ("I/O op" bits) into or out of accumulator





4 types ("shift op") move bits of accumulator around count is number of places to move

shifts

has shift op (2 bits) and count (3 bits)

example: accumulator=0000 1111 0000 1111; count=3

| shift op | desc. | name | example result | | | |
|----------|--------------|--------|----------------|------|------|------|
| 00 | shift left | shiftL | 0111 | 1000 | 0111 | 1000 |
| 01 | shift right | shiftR | 0000 | 0001 | 1110 | 0001 |
| 10 | rotate left | rotL | 0111 | 1000 | 0111 | 1000 |
| 11 | rotate right | rotR | 1110 | 0001 | 1110 | 0001 |

shift: move bits, fill with 0s

rotate: move bits, wrap around

other instructions

use accumulator (a or "acc") and/or address in instruction

| op | name | pseudocode | description | | | | |
|----|-------|---|---------------------------------|--|--|--|--|
| 3 | load | $a \leftarrow mem[addr]$ | load acc from memory | | | | |
| 4 | store | $mem[addr] \leftarrow a$ | store acc to memory | | | | |
| 5 | add | $a \leftarrow a + mem[addr]$ | add memory to acc | | | | |
| 6 | sub | $a \leftarrow a + mem[addr]$ | subtract mememory from acc | | | | |
| 7 | and | $a \leftarrow a \land mem[addr]$ | logical 'and' memory into acc | | | | |
| 8 | or | $a \leftarrow a \lor mem[addr]$ | logical 'or' memory into acc | | | | |
| 9 | xor | $a \leftarrow a \oplus mem[addr]$ | logical 'xor' memory into acc | | | | |
| Α | not | a ← ~a | logical complement acc | | | | |
| В | nop | _ | do nothing ('no operation') | | | | |
| С | jmp | PC ← addr | jump to addr | | | | |
| D | jmpe | if a == 0: PC ← addr | jump to addr if acc is 0 | | | | |
| Е | jmpl | if a < 0: PC ← addr | jump to addr if acc is negative | | | | |
| F | brl | $a \leftarrow PC + 1; PC \leftarrow addr$ | jump to addr and set acc to the | | | | |
| | | | address following the brl | | | | |

brl

"branch and link"

$$a \leftarrow PC + 1$$
; $PC \leftarrow addr$

used to implement method calls:

example: addr is the address of a method

a becomes the return address instruction to execute after the method returns issue in IBCM: jumping to a???

ICBM assembly language

don't have an assembler implemented

...but let's see what an assembly language would look like

ICBM assembler

```
assembly: load 0x100
\rightarrow opcode=3, addr=0x100
machine code: 0011 000100000000
assembly: add 0x200
\rightarrow opcode=5, addr=200
machine code: 0101 001000000000
assembly: jmpe 0x442
\rightarrow opcode=D, addr=442
machine code: 1101 010001000010
```

ICBM assembler

```
assembly: load 0x100
\rightarrow opcode=3, addr=0x100
machine code: 0011 000100000000
assembly: add 0x200
\rightarrow opcode=5, addr=200
machine code: 0101 001000000000
assembly: jmpe 0x442
\rightarrow opcode=D, addr=442
machine code: 1101 010001000010
```

work with hard-coded addresses? how to set initial values?

labels: addresses as names

labels: addresses as names

```
add
        100
                // addr 0: a += mem[100]
                // addr 1: if a < 0: goto 3
jmpl
      3
                // addr 2: [otherwise] goto 0
        0
jmp
                // addr 3: do nothing
nop
start
       add
               100
                       // addr 0: a += mem[100]
                       // addr 1: if a < 0: goto 3
       jmpl
               end
       jmp
              start // addr 2: [otherwise] goto @
                       // addr 3: do nothing
end
       nop
```

labels: addresses as name

name for a memory address

address of instruction or of data

replaced by address when executable is produced

ICBM assembler

```
assembly: load 0x100
\rightarrow opcode=3, addr=0x100
machine code: 0011 000100000000
assembly: add 0x200
\rightarrow opcode=5, addr=200
machine code: 0101 001000000000
assembly: jmpe 0x442
\rightarrow opcode=D, addr=442
machine code: 1101 010001000010
```

work with hard-coded addresses? how to set initial values?

assembly directives

not everything in assembly is instructions

program data, strings, etc.

assemblers have directives

processed by assembler to produce special output

assembly directives

not everything in assembly is instructions program data, strings, etc.
assemblers have directives

processed by assembler to produce special output

dw directive ("define word")

assembly directives

```
not everything in assembly is instructions
program data, strings, etc.
assemblers have directives
processed by assembler to produce special output
```

```
dw directive ("define word")
```

i dw 75

place the value 75 in memory

name the address where it is placed i

example with dw

```
load hundred //a \leftarrow 100
      jmpl end // if a < 0: goto end</pre>
loop
       printH // print a
        sub one //a \leftarrow a - 1
        jmp loop
       halt
end
hundred dw 100
one dw 1
int a = 100;
while (a >= 0) {
    print a;
   a = 1;
```

variables with dw

```
load i
        add j
        store i
        load j
        sub i
        sub i
        store j
        dw 10
        dw 20
int i = 10, j = 20;
i += j;
```

value

| 0000 | |
|------|--|
| 000f | |
| 0005 | |
| 3041 | |
| 5002 | |
| 1800 | |
| 2403 | |
| 0000 | |
| | |

value

| 0000 | |
|------|--|
| 000f | |
| 0005 | |
| 3041 | |
| 5002 | |
| 1800 | |
| 2403 | |
| 0000 | |
| | |

most significant 4 bits = opcode

0 — halt

1 — some kind of I/O

3 — load

5 — add

| value | as instruction |
|-------|----------------|
| 0000 | halt |
| 000f | halt |
| 0005 | halt |
| 3041 | load ? |
| 5002 | add ? |
| 1800 | ?? I/O |
| | ?? shift |
| 0000 | halt |

most significant 4 bits = opcode

0 — halt

1 — some kind of I/O

3 — load

5 - add

| value | as instruction |
|-------|----------------|
| 0000 | halt |
| 000f | halt |
| 0005 | halt |
| 3041 | load ? |
| 5002 | add ? |
| 1800 | ?? I/O |
| 2403 | ?? shift |
| 0000 | halt |

 $halt - rest\ of\ instruction\ ignored$

| value | as instruction |
|-------|----------------|
| 0000 | halt |
| 000f | halt |
| 0005 | halt |
| 3041 | load 0x41 |
| 5002 | add 0x2 |
| 1800 | ?? I/O |
| 2403 | ?? shift |
| 0000 | halt |

load/add — rest is address

| value | as instruction |
|-------|----------------|
| 0000 | halt |
| 000f | halt |
| 0005 | halt |
| 3041 | load 0x41 |
| 5002 | add 0x2 |
| 1800 | printH |
| 2403 | shiftR? |
| 0000 | halt |

I/O: bits 10-11 = 10 \rightarrow printH shift: bits 10-11 = 01 \rightarrow shiftR

| value | as instruction |
|-------|----------------|
| 0000 | halt |
| 000f | halt |
| 0005 | halt |
| 3041 | load 0x41 |
| 5002 | add 0x2 |
| 1800 | printH |
| 2403 | shiftR 3 |
| 0000 | halt |

shift amount in bottom 4 bits

| addr. | value | |
|-------|-------|--------------------|
| 000 | 3000 | PC 000 |
| 001 | 5000 | 1 6 000 |
| 002 | 6001 | ID 2222 |
| 003 | 8003 | IR [????] |
| 004 | a000 | |
| 005 | 4000 | accumulator 3000 |
| 006 | f000 | |

| addr. | value | as instruction | _ |
|-------|-------|----------------|------------------|
| 000 | 3000 | load 0 | PC 000 |
| 001 | 5000 | add 0 | 1 6 600 |
| 002 | 6001 | sub 1 | IR 3000 |
| 003 | 8003 | or 3 | IK 3000 |
| 004 | a000 | not | . [2222] |
| 005 | 4000 | store 0 | accumulator 3000 |
| 006 | f000 | brl 0 | |

 $accumulator \leftarrow 0x3000 = memory[0]$

| addr. | value | as instruction |
|-------|-------|----------------|
| 000 | 3000 | load 0 |
| 001 | 5000 | add 0 |
| 002 | 6001 | sub 1 |
| 003 | 8003 | or 3 |
| 004 | a000 | not |
| 005 | 4000 | store 0 |
| 006 | f000 | brl 0 |
| | | |

PC 001

IR 3000

accumulator 3000

| addr. | value | as instruction | _ |
|-------|-------|----------------|----|
| 000 | 3000 | load 0 | |
| 001 | 5000 | add 0 | |
| 002 | 6001 | sub 1 | |
| 003 | 8003 | or 3 | 7 |
| 004 | a000 | not | |
| 005 | 4000 | store 0 | ac |
| 006 | f000 | brl 0 | |
| | | | |

PC 001
IR 5000
ccumulator 6000

accumulator
$$\leftarrow 0x6000 = 0x3000 + memory[0]$$

| addr. | value | as instruction | _ |
|-------|-------|----------------|------------------|
| 000 | 3000 | load 0 | PC 002 |
| 001 | 5000 | add 0 | 1 C 002 |
| 002 | 6001 | sub 1 | IR 6001 |
| 003 | 8003 | or 3 | IK [6001] |
| 004 | a000 | not | . [5000] |
| 005 | 4000 | store 0 | accumulator 5000 |
| 006 | f000 | brl 0 | |

accumulator $\leftarrow 0x1000 = 0x6000$ - memory[1]

| addr. | value | as instruction | |
|-------|-------|----------------|------------|
| 000 | 3000 | load 0 | P |
| 001 | 5000 | add 0 | |
| 002 | 6001 | sub 1 | |
| 003 | 8003 | or 3 | ı |
| 004 | a000 | not | |
| 005 | 4000 | store 0 | accumulate |
| 006 | f000 | brl 0 | |

accumulator $\leftarrow 0 \times 9003 = 0 \times 1000$ OR memory[3] "or" — bitwise or: bit x set in result if set in either operand

8003

| addr. | <u>value</u> | as instruction | _ |
|-------|--------------|----------------|------------------|
| 000 | 3000 | load 0 | PC 004 |
| 001 | 5000 | add 0 | 1 6 604 |
| 002 | 6001 | sub 1 | ID [2000] |
| 003 | 8003 | or 3 | IR a000 |
| 004 | a000 | not | . [3.66] |
| 005 | 4000 | store 0 | accumulator 6ffc |
| 006 | f000 | brl 0 | |

$$\begin{array}{l} {\sf accumulator} \leftarrow \texttt{0x6ffc} = \texttt{NOT} \ \texttt{0x9003} \\ \\ \text{``not''} \leftarrow \mathsf{flip} \ \mathsf{every} \ \mathsf{bit} \end{array}$$

| addr. | <u>value</u> | as instruction | | |
|-------|--------------|----------------|-----------------|----------|
| 000 | 6ffc | load Osub FFC | PC 005 | 1 |
| 001 | 5000 | add 0 | 1 C 003 |] |
| 002 | 6001 | sub 1 | IR 4000 | _ _ |
| 003 | 8003 | or 3 | IR 4000 | <u>ຍ</u> |
| 004 | a000 | not | | _ |
| 005 | 4000 | store 0 | accumulator 6ff | C |
| 006 | f000 | brl 0 | | |

 $\mathsf{memory}[0] \leftarrow \mathsf{accumulator}$

| addr. | value | as instruction | |
|-------|-------|---------------------------|--------------------|
| 000 | 6ffc | load O sub FFC | PC 006 |
| 001 | 5000 | add 0 | 1 6 000 |
| 002 | 6001 | sub 1 | IR fooo |
| 003 | 8003 | or 3 | IR f000 |
| 004 | a000 | not | . [2007] |
| 005 | 4000 | store 0 | accumulator 0007 |
| 006 | f000 | brl 0 | |


$$\mathsf{accumulator} \leftarrow \mathsf{PC} + \mathsf{1PC} \leftarrow \mathsf{0}$$

| value | as instruction | |
|-------|---------------------------|--|
| 6ffc | load O sub FFC | |
| 5000 | add 0 | |
| 6001 | sub 1 | |
| 8003 | or 3 | |
| a000 | not | |
| 4000 | store 0 | acc |
| f000 | brl 0 | |
| | 6001 8003 a000 | 6ffc load 0 5000 add 0 6001 sub 1 8003 or 3 a000 not |

PC 001
IR 6ffc
accumulator ????

accumulator \leftarrow ??? = 0x0007 - memory[0xFFC]

writing IBCM



IBCM format

our simulators: first four characters of each line only

example of suggested format:

| mem | locn | label | ор | addr | comments |
|------|------|-------|-------|-------|-------------------------|
| C00A | 000 | | jmp | start | skip around the vars |
| 0000 | 001 | i | dw | Θ | int i |
| 0000 | 002 | S | dw | Θ | int s |
| 0000 | 003 | а | dw | Θ | int a[] |
| 0000 | 004 | n | dw | Θ | |
| 0000 | 005 | zero | dw | Θ | |
| 0001 | 006 | one | dw | 1 | |
| 5000 | 007 | adit | dw | 5000 | |
| | | | | | leave space for changes |
| 1000 | 00A | start | readH | | read array addres |


leaving room for changes


insert blank space for:


extra variable/constant declaratoins maybe extra instructions in loops?

to make changes easier

```
if (B == 0)
    S1;
else
    S2;
S3;
```









jmpe — jump if acc. zero

skip over S2 after S1 can omit jump to S3, since it's right after


```
while (B >= 5)
S1;
S2;
```



 $\begin{array}{c} \text{need constant '5'} \\ \text{B - 5} < 0 \rightarrow \\ \text{done with loop} \end{array}$



 $\begin{array}{c} \text{need constant '5'} \\ \text{B - 5} < 0 \rightarrow \\ \text{done with loop} \end{array}$



 $\begin{array}{c} \text{need constant '5'} \\ \text{B - 5} < 0 \rightarrow \\ \text{done with loop} \end{array}$

example: sum

the task:

halt

read in integer n from keyboard compute sum of integers 1 to n (inclusive) print sum

sum psuedocode

translating sum (1)


```
read n;
s = 0;
while (i <= n) {
  s += i;
```


```
read n;
i = 1;
s = 0;
while (i <= n) {
   s += i;
   i += 1;
}
print s;</pre>
```

label instr

```
i dw 0
s dw 0
n dw 0
one dw 1
zero dw 0
```

allocate variables and needed constants







```
read n;
```

```
label instr
...
load zero
store s
```

allocate vars/constants initial reads/assignment






allocate vars/constants initial reads/assignment

 $\label{eq:done} \begin{tabular}{ll} \begin{t$

return to start of loop label *after* end of loop



initial reads/assignment 'done' = end of loop

if n - i < 0: goto done

example: array sum

the task:

halt

read address a from keyboard read size n from keyboard compute sum of n-element array at that addres print sum

array sum psuedocode

```
read a; // array base address
read n; // array size
i = 0;  // index in the array
s = 0; // ongoing sum
while (i < n) {
 s += a[i];
 i += 1;
print s;
```

translating array sum (1)

```
read a;
read n;
while (i < n) {
  s += a[i];
  i += 1;
```

```
label instr comment
      jmp start
      dw 0
      dw 0
      dw 0
      dw 1
one
      dw 0
zero
addI
      dw 5000
                 add inst to fill in
start readH
                       read array address
      store
               а
      readH
                       read array size
      store
               n
      load
               zero
      store
                       s = 0
      store
      load
                       if (i >= N) goto xit
loop
xit
      load s
      printH
      halt
```

translating array sum (2)

```
label instr
                       addI
                       loop
                            load
read a;
                            sub
                            jmpl
read n;
                            jmpe
                            load
                            add
s = 0;
                            add
while (i < n) {
                            store
                            load
  s += a[i];
                       doit
                            dw
  i += 1;
                            store s
                            load i
                            add one
```

```
dw 5000 add inst to fill in
                if (i >= N) goto xit
         adit
                form the inst to add a[i]
         doit
                plant inst into the code
                s = s + \dots
         0 replaced with 'add (a+i)'
```

37

comment

xit

xit

store i jmp loop

load s

nrin+4

xit

code is just data

```
IBCM had array of 'words' (16-bit values)
```

could be data or code or both

```
how to know which?

what is the machine trying to do when it read/writes it?

(e.g. jmp or load)
```

how typical modern computers work


code+data together machine: 'von Neumann architecture' seperate code+data memory: 'Harvard architecture'

IBCM can do...

IBCM can do "anything"

formally: Turing complete (if extended to infinitely large memory) formal definition: see CS 3102

writing IBCM



IBCM tips

write assembly code first use comments (for you and us)

write machine code last

check functionality in simulator

NB: simulator does not accept blank/comment lines

simulators and infinite loops

online simulator won't like infinite loops likely reason for web page just not responding

debugging advice

check program logic correct conditions for jmpl/jmpe?

check machine code translation follow decoding steps verify addresses

mssing from IBCM

```
multiply, divide
floating point
bigger addresses or values
more registers (and ability to specify registers)
```

implementing IBCM

```
unsigned short memory[4096];
unsigned short pc, ir, accum;
bool done = false;
while (!done) {
    ir = memory[pc];
    switch (extractOpcode(ir)) {
    case 0:
        // halt
        done = true;
        break;
    case 1:
        // I/O
```

implementing IBCM

```
unsigned short memory[4096];
unsigned short pc, ir, accum;
bool done = false;
while (!done) {
    ir = memory[pc];
    switch (extractOpcode(ir)) {
    case 0:
        // halt
        done = true;
        break;
    case 1:
        // I/O
```

extracting parts of instructions

```
assuming instruction in instr:
unsigned int opcode = (instr >> 12) & 0x0000f;
unsigned int ioOrShiftOp = (instr >> 10) & 0x00003;
unsigned int address = instr & 0x0fff;
unsigned int shiftCount = instr & 0x0000f;
```

```
>> — shift right
```

& — bitwise (bit-by-bit) and

extracting parts of instructions

```
assuming instruction in instr:
unsigned int opcode = (instr >> 12) & 0x000f;
unsigned int ioOrShiftOp = (instr >> 10) & 0x0003;
unsigned int address = instr & 0x0fff;
unsigned int shiftCount = instr & 0x000f;
>> — shift right
& — bitwise (bit-by-bit) and
but, isn't this very cumbersome???
```

encoding instructions

assuming instruction in instr:
unsigned int instr = (opcode << 12) | address;
unsigned int instr = (opcode << 12) | (ioOrShiftOp </pre>

<< — shift right

— bitwise (bit-by-bit) or

encoding instructions

C++ support for bit-extraction (1)

```
// assumes unsigned short is 16 bits
// and most common compiler convention for ordering
union ibcm_instruction {
    unsigned short value;
    struct { unsinged op: 4, ioOp: 2,
                      unused: 10; } io;
    struct { unsinged op: 4, shift0p: 2,
                      shiftCount: 5; } shifts;
    struct { unsigned op: 4,
                      address: 12; } others;
```

C++ support for bit-extraction (2)

```
union ibcm_instruction i;
i.value = memory[pc];
switch (i.others.op) {
    ...
}
```

on bit fields

value: 4 — called 'a bit field'

technically, order of bits can vary between compilers