

 Menu

VHDL Code for Full Adder

April 7, 2014 by Admin

Contents [\[hide\]](#)


- [1 Full Adder](#)
- [2 Full Adder Truth Table](#)
- [3 Full Adder Logic Circuit](#)
- [4 VHDL Code for Full Adder](#)
- [5 Testbench VHDL Code for Full Adder](#)
- [6 Output Waveform for full adder VHDL Code](#)
- [7 Related](#)

Full Adder

The VHDL Code for full-adder circuit adds three one-bit binary numbers (A B Cin) and outputs two one-bit binary numbers, a sum (S) and a carry (Cout). Truth Table describes the functionality of full adder. sum(S) output is High when odd number of inputs are High. Cout is High, when two or more inputs are High. VHDL Code for full adder can also be constructed with 2 half adder Port mapping in to full adder.




Let's Chat? - Online



Full Adder Truth Table

Cin	B	A	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Full Adder Logic Circuit



VHDL Code for Full Adder

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity full_adder_vhdl_code is
5      Port ( A : in STD_LOGIC;
6            B : in STD_LOGIC;
7            Cin : in STD_LOGIC;
8            S : out STD_LOGIC;
9            Cout : out STD_LOGIC);
10 end full_adder_vhdl_code;
11
12 architecture gate_level of full_adder_vhdl_code is
13
14 begin
15
16     S <= A XOR B XOR Cin ;
17     Cout <= (A AND B) OR (Cin AND A) OR (Cin AND B) ;
18
19 end gate_level;

```

Testbench VHDL Code for Full Adder

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY Testbench_full_adder IS
5  END Testbench_full_adder;
6
7  ARCHITECTURE behavior OF Testbench_full_adder IS
8
9      -- Component Declaration for the Unit Under Test

```

Let's Chat? - Online