



Q

# VHDL Code for Full Adder

April 7, 2014 by Admin


#### **Contents** [hide]

- 1 Full Adder
- 2 Full Adder Truth Table
- 3 Full Adder Logic Circuit
- 4 VHDL Code for Full Adder
- 5 Testbench VHDL Code for Full Adder
- 6 Output Waveform for full adder VHDL Code
- 7 Related

## Full Adder

The VHDL Code for full-adder circuit adds three one-bit binary numbers (A B Cin) and outputs two one-bit binary numbers, a sum (S) and a carry (Cout). Truth Table describes the functionality of full adder. sum(S) output is High when odd number of inputs are High. Cout is High, when two or more inputs are High. VHDL Code for full adder can also be constructed with 2 half adder Port mapping in to full adder.


Let's Chat? - Online



## Full Adder Truth Table

Cin	В	Α	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

# **Full Adder Logic Circuit**



### VHDL Code for Full Adder

```
1
     library IEEE;
 2
     use IEEE.STD LOGIC 1164.ALL;
 3
     entity full adder vhdl code is
 4
 5
      Port ( A : in STD_LOGIC;
 6
      B : in STD LOGIC;
      Cin : in STD LOGIC;
 7
      S : out STD LOGIC;
 8
      Cout : out STD_LOGIC);
9
     end full adder vhdl code;
10
11
12
     architecture gate_level of full_adder_vhdl_code is
13
14
     begin
15
16
      S <= A XOR B XOR Cin;
      Cout <= (A AND B) OR (Cin AND A) OR (Cin AND B);
17
18
     end gate level;
```

### Testbench VHDL Code for Full Adder

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY Testbench_full_adder IS
END Testbench_full_adder;

ARCHITECTURE behavior OF Testbench_full_adder IS

-- Component Declaration for the Unit Under Let's Chat? - Online
```