# vtr-verilog-to-routing



The Verilog-to-Routing (VTR) project is a large collaborative effort among multiple university research groups to provide a complete, open-source framework for conducting FPGA architecture and CAD experiments.

Search projects	

**Project Home** 

**Downloads** 

Wiki

<u>Issues</u>

**Administer** 

New page | Search | Current pages

for

Source

Search

Edit Delete

Creating Tasks

Instructions on creating and modifying tasks

Updated Jul 19, 2012 by ahmedn23

# **Creating and Modifying Tasks**

### Introduction

Tasks provide a configuration framework for running the VTR flow. A task specifies such things as which architectures and benchmarks to use.

#### File Structure

All tasks are located here:

<vtr>/vtr\_flow/tasks

If the user wishes to create his/her own task, it must be created in this location.

All tasks must contain a configuration file, located here:

<vtr>/vtr\_flow/tasks/<task\_name>/config/config.txt

# **Creating a New Task**

- 1. Create the folder <vtr>/vtr\_flow/tasks/<task\_name>
- 2. Create the folder <vtr>/vtr\_flow/tasks/<task\_name>/config
- 3. Create and configure the file <vtr>//vtr\_flow/tasks/<task\_name>/config/config.txt

### **Task Configuration File**

The task configuration file contains key/value pairs separated by the '=' character. Comment line are indicted using the '#' symbol. Example configuration file:

- # Path to directory of circuits to use circuits\_dir=benchmarks/verilog
- # Path to directory of architectures to use archs\_dir=arch/timing
- # Add circuits to list to sweep circuit\_list\_add=ch\_intrinsics.v circuit\_list\_add=diffeq1.v
- # Add architectures to list to sweep arch\_list\_add=k6\_N10\_memSize16384\_memData64\_stratix4\_based\_timing\_sparse.xml
- # Parse info and how to parse parse\_file=vpr\_standard.txt

# **Required Fields**

circuits\_dir: Directory path of the benchmark circuits. (Absolute path or relative to <vtr>/vtr\_flow/)

9/25/13 Creating Tasks - vtr-verilog-to-routing - Instructions on creating and modifying tasks - The Verilog-to-Routing (VTR) project is a large collaborative effort a...

archs\_dir: Directory path of the architecture XML files. (Absolute path or relative to <vtr>/vtr flow/)</ri>

circuit\_list\_add: Name of a benchmark circuit file. Use multiple lines to add multiple circuits.

arch\_list\_add: Name of an architecture XML file. Use multiple lines to add multiple architectures.

parse\_file: File used for parsing and extracting the statistics. See Parse Configuration Files. (Absolute path or relative to <vtr>/vtr\_flow/parse/parse\_config)

## **Optional Fields**

script\_path: Script to run for each architecture/circuit combination. The default is to use run\_vtr\_flow.pl, which runs the entire (or partial) VTR flow. However, a user can use this option to provide their own script. The user script will be used in place of run\_vtr\_flow.pl. The circuit path will be provided as the first argument, and architecture path as the second argument to the user script. (Absolute path or relative to <vtr>
//tr flow/scripts/ or <vtr>
//tr flow/tasks/<task name>/config/)

script\_params: Parameters to be passed to the script. This can be used to run partial VTR flows, or to preserve intermediate files. For information on parameters to the default script see run\_vtr\_flow.pl.

pass\_requirements\_file: Path to the Pass Requirements File. (Absolute path or relative to <vtr>/vtr\_flow/parse/pass\_requirements/ or <vtr>/vtr\_flow/tasks/<task\_name>/config/)

Enter a comment:	Hint: You can use <u>Wiki Syntax.</u>
	æ
Submit	

Terms - Privacy - Project Hosting Help

Powered by Google Project Hosting