# Power Estimation for VTR

# Jeffrey Goeders

# December 11, 2012

The latest version of this document can be obtained here:  $\label{latest} $$ \text{http://vtr-verilog-to-routing.googlecode.} $$ \text{com/svn/trunk/doc/power/power_manual.pdf} $$$ 

# Contents

1	Ove	erview	2
2	Running VTR with Power Estimation		
	2.1	VTR Flow	3
	2.2	VPR 6.0	3
3	Supporting Tools		
	3.1	Technology Properties Generation	4
	3.2	ACE 2.0 Activity Estimation	4
4	Architecture Modelling		
	4.1	Complex Blocks	5
	4.2	Global Routing	8
	4.3	Input Connection Boxes	9
	4.4	Clock Network	9
5	Other Architecture Options & Techniques		11
	5.1	Area Estimations	11
	5.2	Local Wire Auto-Sizing	11
	5.3	Buffer Sizing	11
	5.4	Local Interconnect Capacitance	12
6	Sup	pport	13

## 1 Overview

This document describes the power estimation tool for VTR. This tool provides transistor-level dynamic and static power estimates for a given architecture and circuit.

Figure 1 illustrates how the VTR flow is modified to add power estimation. The actual power estimation is performed within the VPR executable; however, additional files must be provided. In addition to the circuit and architecture files, power estimation requires files detailing the signal activities and technology properties.

Section 2 details how to run power estimation for VTR. Section 3 provides details on the supporting tools that are used to generate the signal activities and technology properties files. Section 4 provides details about how the tool models architectures, including different options of modelling methods. Section 5 provides more advanced configuration options.




Figure 1: Power Estimation in the VTR Flow

# 2 Running VTR with Power Estimation

#### 2.1 VTR Flow

The easiest way to run the VTR flow is to use the run\_vtr\_flow.pl script. See http://code.google.com/p/vtr-verilog-to-routing/wiki/Run\_VTR\_Flow for instructions on how to use the script.

In order to perform power estimation, you must add the following options:

```
-power
-cmos_tech <cmos_technology_properties_file.xml>
```

The CMOS technology properties file is an XML file that contains relevant process-dependent information needed for power estimation. XML files for 22 nm, 45 nm, and 130 nm PTM models can be found here:

```
<vtr>/vtr_flow/tech/.../*.xml
```

See Section 3.1 for information on how to generate an XML file for your own SPICE technology model.

#### 2.2 VPR 6.0

The easiest way to perform power estimation is to use the run\_vtr\_flow.pl script. However, if you wish, you may run VPR directly. The following command-line options are added to the VPR executable to facilitate power estimation (all are required):

- --power: Use this option to enable power estimation.
- --activity\_file <activities.act>: The activity file, produce by ACE 2.0, or another tool.
- --tech\_properties <tech\_properties.xml>: The technology properties XML file.

This requires a activity file, which can be generated as described in Section 3.2.

### 3 Supporting Tools

#### 3.1 Technology Properties Generation

Power estimation requires information detailing the properties of the CMOS technology. This information, which includes transistor capacitances, leakage currents, etc. is included in an <code>.xml</code> file, and provided as a parameter to VPR. This XML file is generated using a script which automatically runs HSPICE, performs multiple circuit simulations, and extract the necessary values.

Some of these technology XML files are included with the release, and are located here:

#### <vtr>/vtr\_flow/tech/\*

If the user wishes to use a different CMOS technology file, they must run the following script. HSPICE must be included in the \$PATH\$.

<vtr>/vtr\_flow/scripts/generate\_cmos\_tech\_data.pl <tech\_file> <tech\_size> <Vdd> <temp>

<tech\_file>: A SPICE technology file, containing a pmos and nmos models.

<tech\_size>: The technology size, in meters. For example, a 90nm technology would have the value 90e-9.

<Vdd>: Supply voltage in Volts.

<temp>: Operating temperature, in Celcius.

### 3.2 ACE 2.0 Activity Estimation

Power estimation requires activity information for the entire netlist. This ativity information consists of two values:

- 1. The Signal Probability,  $P_1$ , is the long-term probability that a signal is logic-high. For example, a clock signal with a 50% duty cycle will have  $P_1(clk) = 0.5$ .
- 2. The Transition Density (or switching activity),  $A_S$ , is the average number of times the signal will switch during each clock cycle. For example, a clock has  $A_S(clk) = 2$ .

The default tool used to perform activity estimation in VTR is ACE 2.0 <sup>1</sup>. This tool was originally designed to work with the Berkeley SIS tool, which is now obsolte. ACE 2.0 was modified to use ABC, and is included in the VTR package here:

#### <vtr>/ace2

The tool can be run using the following command-line arguments:

<vtr>/ace2/ace -b <abc.blif> -o <activities.act> -n <new.blif>

<abc.blif>: The input BLIF file produced by ABC.

<activities.act>: The activity file to be created.

<new.blif>: The new BLIF file. This will be identical in function to the ABC blif; however, since ABC does not maintain internal node names, a new BLIF must be produced with node names that match the activity file.

User's may with to use their own activity estimation tool. The produced activity file must contain one line for each net in the BLIF file, in the following format:

<net name> <signal probability> <transistion density>

<sup>&</sup>lt;sup>1</sup>Julien Lamoureux and Steven J.E. Wilton. "Activity Estimation for Field-Programmable Gate Arrays." In: International Conference on Field Programmable Logic and Applications. Aug. 2006, pp. 1–8

# 4 Architecture Modelling

The following section describes the architectural assumptions made by the power model, and the related parameters in the architecture file.

### 4.1 Complex Blocks

The VTR architecture description language supports a hierarchichal description of blocks. In the architecture file, each block is described as a pb\_type, which may includes one or more children of type pb\_type, and interconnect structures to connect them. The power estimation algorithm traverses this hierarchy recursively, and performs power estimation for each pb\_type. The power model supports multiple power estimation methods, and the user specifies the desired method in the architecture file:

The following is a list of valid estimation methods. Detailed descriptions of each type are provided in the following sections. The methods are listed in order from most accurate to least accurate.

- 1. specify-size: Detailed transistor level modelleling. The user supplies all buffer sizes and wire-lengths. Any not provided by the user are ignored.
- 2. auto-size: Detailed transistor level modelleling. The user can supply buffer sizes and wire-lengths; however, they will be automatically inserted when not provided.
- 3. pin-toggle: Higher-level modelling. The user specifies energy per toggle of the pins. Static power provided as an absolute.
- 4. C-internal: Higher-level modelling. The user supplies the internal capacitance of the block. Static power provided as an absolute.
- 5. absolute: Highest-level modelling. The user supplies both dynamic and static power as absolutes.

If no estimation method is provided, it is inherited from the parent pb\_type. If the top-level pb\_type has no estimation method, auto-size is assumed.

#### 4.1.1 specify-size

This estimation method provides a detailed transistor level modelling of CLBs, and will provide the most accurate power estimations. For each pb\_type, power estimation accounts for the following components (See Figure 2).

- Interconnect multiplexers
- Buffers and wire capacitances
- Child pb\_types

Multiplexers Interconnect multiplexers are modelled as 2-level pass-transistor multiplexers, comprised of minimum-size NMOS transistors. Their size is determined automatically from the <interconnect/>structures in the architecture description file.

**Buffers and Wires** Buffers and wire capacitances are not defined in the architecture file, and must be explicitly added by the user. They are assigned on a per port basis using the following construct:




Figure 2: Sample Block

The wire and buffer attributes can be set using the following options. If no options are set, it is assumed that the wire capacitance is zero, and there are no buffers present. Keep in mind that the port construct allows for multiple pins per port. These attributes will be applied to each pin in the port. If necessary, the user can seperate a port into multiple ports with different wire/buffer properties.

- wire\_capacitance="1.0e-15": The absolute capacitance of the wire, in Farads.
- wire\_length="1.0e-7": The absolute length of the wire, in meters. The local interconnect capacitance option must be specified, as described in Section 5.4.
- wire\_length="auto": The wirelength is automatically sized. See Section 5.2.
- buffer\_size="2.0": The size of the buffer at this pin. See Section 5.3 for more information.
- buffer\_size="auto": The size of the buffer is automatically sized, assuming it drives the above wire capacitance and a single multiplexer. See Section 5.3 for more information.

**Primitives** For all child pb\_types, the algorithm performs a recursive call. Eventually pb\_types will be reached that have no children. These are primitives, such as flip-flops, LUTs, or other hard-blocks. The power model includes functions to perform transistor-level power estimation for flip-flops and LUTs. If the user wishes to use a design with other primitive types (memories, multipliers, etc), they must provide an equivalent function. If the user makes such a function, the power\_calc\_primitive function should be modified to call it. Alternatively, these blocks can be configured to use higher-level power estimation methods.

#### 4.1.2 auto-size

This estimation method also performs detailed transistor-level modelling. It is almost identical to the specify-size method described above. The only difference is that the local wire capacitance and buffers are automatically inserted for all pins, when necessary. This is equivalent to using the specify-size method with the wire\_length="auto" and buffer\_size="auto" options for every port.

This is the default power estimation method. Although not as accurate as user-provided buffer and wire sizes, it is capable of automatically capturing trends in power dissipation as architectures are modified.

#### 4.1.3 pin-toggle

This method allows users to specify the dynamic power of a block in terms of the energy per toggle of each input, output or clock pin for the pb\_type. The static power is provided as an absolute (in Watts). This is done using the following construct:

This method does not perform any transistor-level estimations; the entire power estimation is performed using the above values. energy\_per\_toggle specifies the energy consumed (in Joules) for a single toggle of a pin. Keep in mind that the port construct allows for multiple pins per port. These energy per toggle will be applied to each pin in the port. If necessary, the user can seperate a port into multiple ports with different energy per toggle values.

#### 4.1.4 C-internal

This method allows the users to specify the dynamic power of a block in terms of the internal capacitance of the block. The activity will be averaged across all of the input pins, and will be supplied with the internal capacitance to the standard equation  $P_{dyn} = 1/2\alpha CV^2$ . Again, the static power is provided as an absolute (in Watts). This is done using the following construct:

It is assumed that the power usage specified here includes power of all child pb\_types. No further recursive power estimation will be performed.

#### 4.1.5 absolute

This method is the most basic power estimation method, and allows users to specify both the dynamic and static power of a block as absolute values (in Watts). This is done using the following construct:

It is assumed that the power usage specified here includes power of all child pb\_types. No further recursive power estimation will be performed.

### 4.2 Global Routing

Global routing consists of switch boxes and input connection boxes.

#### 4.2.1 Switch Boxes

Switch boxes are modelled as the following components (Figure 3):

- 1. Multiplexer
- 2. Buffer
- 3. Wire capacitance




Figure 3: Switch Box

**Multiplexer** The multiplexer is modelled as 2-level pass-transistor multiplexer, comprised of minimum-size NMOS transistors. The number of inputs to the multiplexer is automatically determined.

**Buffer** The buffer is a multistage CMOS buffer. Typically, this buffer is sized to drive the capacitance of the wire, as well as fanouts to other switch boxes and conneciton boxes. The size of the buffer is specified by the user in the architecture file, as shown below.

Alternatively, the size can be replaced by the "auto" keyword, and the buffer will be automatically sized based on the load capacitance. See Section 5.3 for information about buffer sizings.

Wire Capacitance The wire capacitance is determined using the segment information in the architecture file:

The following options can be used to specify wire capacitance:

- power\_wire\_c: Absolute wire capacitance, in farads.
- power\_wire\_c\_per\_m: Wire capacitance in farads per meter. The capacitance is calculated using an automatically determined wirelength, based on the area of a tile in the FPGA (Section 5.1).

### 4.3 Input Connection Boxes

Input connection boxes are modelled as the following components (Figure 4):

- One buffer per routing track, sized to drive the load of all input multiplexers to which the buffer is connected (For buffer sizing see Section 5.3).
- One multiplexer per block input pin, sized according to the number of routing tracks that connect to the pin.




Figure 4: Conneciton Box

#### 4.4 Clock Network

The clock network modelled is a four quadrant spine and rib design, as illustrated in Figure 5. At this time, the power model only supports a single clock. The model assumes that the entire spine and rib clock network will contain buffers separated in distance by the length of a grid tile. The buffer sizes and wire capacitances are specified in the architecture file using the following construct:

The following clock options are supported:

- C\_wire="1e-16": The absolute capacitance, in fards, of the wire between each clock buffer.
- C\_wire\_per\_m="1e-12": The wire capacitance, in fards per m. The capacitance is calculated using an automatically determined wirelength, based on the area of a tile in the FPGA.
- buffer\_size="2.0": The size of each clock buffer. This can be replaced with the "auto" keyword. See Section 5.3 for more information on buffer sizing.




Figure 5: The clock network. Squares represent CLBs, and the wires represent the clock network.

# 5 Other Architecture Options & Techniques

#### 5.1 Area Estimations

The power estimator performs area estimations of both the global routing structures and the complex blocks. The CLB area is determined through a recursive function that counts the area of interconnect, buffers, and primitives (flip-flops and LUTs).

If an architecture uses new primitives in CLBs, it should include a function that returns the transistor count. This function should be called from within power\_count\_transistors\_primitive().

#### 5.2 Local Wire Auto-Sizing

The power estimator contains a basic algorithm to estimate local interconnect wirelengths. The algorithms determines the area of the interconnect structures, and calculates the side-length of the interconnect based on a square layout. This side length is referred to as  $L_{interc}$ , as illustrated in Figure 6.




Figure 6: Local interconnect wirelength

It is assumed that each wire connecting a pin of a pb\_type to an interconnect structure is of length  $0.5 \cdot L_{interc}$ . In reality, this length depends on the actual transistor layout, and may be much larger or much smaller than the estimated value. If desired, the user can override the 0.5 constant in the architecture file:

#### 5.3 Buffer Sizing

In the power estimator, a buffer size refers to the size of the final stage of multi-stage buffer (if small, only a single stage is used). The specified size is the (W/L) of the NMOS transistor. The PMOS transistor will automatically be sized larger. Generally, buffers are sized depending on the load capacitance, using the following equation (logical effort model):

Buffer Size = 
$$\frac{1}{f_{LE}} * \frac{C_{Load}}{C_{INV}}$$
 (1)

In this equation,  $C_{INV}$  is the input capacitance of a minimum-sized inverter, and  $f_{LE}$  is the logical effort factor, which by default is 4. This is standard design practise for high-performance devices. The logical effort factor can be modified in the architecture file:

The number of buffer stages is chosen such that each stage is close to  $f_{LE}$  times larger than the previous stage.

### 5.4 Local Interconnect Capacitance

If using the auto-size or wire-length options (Section 4.1), the local interconnect capacitance must be specified. This is specified in the units of Farads/meter.

# 6 Support

For support, please check  $\mbox{http://code.google.com/p/vtr-verilog-to-routing/wiki/Power}, or email vtr.power.estimation@gmail.com.$