## **Computer-Aided Design for VLSI Design**

Homework1 (Student ID: 41147046S | Name: 楊子萱)

1. Provide a simple explanation of your code.

Hwl 的設計,可供後續直接使用

```
library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
     use IEEE.NUMERIC STD.ALL;
 3
   mentity My_ckt_l is
 5
 6  Port ( A : in STD_LOGIC_VECTOR (7 downto 0);
                 B : in STD_LOGIC_VECTOR (7 downto 0);
S : in STD_LOGIC_VECTOR (1 downto 0);
 8
                 Y : out STD_LOGIC_VECTOR (15 downto 0));
 9
10
     end My ckt 1;
11
12
   marchitecture Behavioral of My_ckt_l is
13
   ■begin
14
         process (A, B, S)
15
         begin
16
             case S is
                  when "00" => -- Mode 1: Bitwise OR
17
18
                     Y(7 downto 0) <= STD LOGIC VECTOR (UNSIGNED (A) OR UNSIGNED (B));
                      Y(15 downto 8) <= (others => '0');
19
20
                 when "01" => -- Mode 2: Multiplication
                      Y <= STD LOGIC VECTOR (RESIZE (UNSIGNED (A) * UNSIGNED (B), 16));
22
23
24
                 when "10" => -- Mode 3: Addition
                      Y <= STD_LOGIC_VECTOR(RESIZE(UNSIGNED(A) + UNSIGNED(B), 16));
25
26
27
                 when "ll" => -- Mode 4: Modulus
                      if UNSIGNED(B) /= 0 then
28
29
                          Y(7 downto 0) <= STD LOGIC VECTOR(RESIZE(UNSIGNED(A) MOD UNSIGNED(B), 8));
                          Y(15 downto 8) <= (others => '0');
30
31
32
                          Y <= (others => '0'); -- ??K???H?s???~
33
                      end if;
34
35
                 when others =>
                     Y <= (others => '0');
36
37
             end case;
38
         end process;
     end Behavioral;
39
```

D型正反器的設計

```
library IEEE;
2
     use IEEE STD LOGIC 1164 ALL;
 3
    mentity D FF is
 4
 5
    Port (
 6
             clk : in STD LOGIC;
 7
             D : in STD LOGIC VECTOR;
8
             Q : out STD LOGIC VECTOR
9
         );
10
    end D FF;
11
12
    architecture Behavioral of D FF is
13
    begin
14
    process(clk)
15
         begin
16
             if rising edge(clk) then
17
                 Q <= D;
18
             end if;
19
         end process;
20
    end Behavioral;
21
```

定義模組名稱為 My ckt 2,輸入為 clk, A, B, S,輸出為 Y。

```
mentity My ckt 2 is
4
 5
    200
         Port (
 6
              clk : in STD LOGIC;
 7
              A : in STD LOGIC VECTOR (7 downto 0);
8
                 : in STD LOGIC VECTOR (7 downto 0);
9
                 : in STD LOGIC VECTOR(1 downto 0);
10
                 : out STD LOGIC VECTOR(15 downto 0)
11.
          );
12
      end My ckt 2;
```

訴編譯器我們稍後會在此模組中用到 D\_FF 和 My\_ckt\_1,這兩個是子模

組。

```
17
          component D FF
18
              Port (
19
                   clk : in STD LOGIC;
20
                   D : in STD LOGIC VECTOR;
21
                      : out STD LOGIC VECTOR
22
              );
23
          end component;
24
25
          component My ckt 1
26
              Port (
                   A : in STD LOGIC VECTOR(7 downto 0);
27
28
                   B : in STD LOGIC VECTOR(7 downto 0);
29
                   S : in STD LOGIC VECTOR(1 downto 0);
30
                   Y : out STD LOGIC VECTOR(15 downto 0)
31
              );
32
          end component;
```

定義內部的中介訊號,用來連接 flip-flop 與 My ckt 1,並暫存資料。

```
-- 中介線路
signal A_reg, B_reg : STD_LOGIC_VECTOR(7 downto 0);
signal S_reg : STD_LOGIC_VECTOR(1 downto 0);
signal Y_temp : STD_LOGIC_VECTOR(15 downto 0);
signal Y_reg : STD_LOGIC_VECTOR(15 downto 0);
```

每個輸入都先經過 D flip-flop 暫存,以實現同步輸入。

```
DFF A : D FF
42
43
             port map(clk => clk, D => A, Q => A reg);
44
         -- 註冊輸入 B
45
46
         DFF B : D FF
47
             port map(clk => clk, D => B, Q => B reg);
48
         -- 註冊輸入 S
49
50
         DFF S : D FF
             port map(clk => clk, D => S, Q => S reg);
51
52
         -- 註冊輸出 Y
53
         DFF Y : D FF
54
             port map(clk => clk, D => Y temp, Q => Y reg);
55
```

呼叫之前寫好的 My\_ckt\_1 模組,進行加法、乘法等運算,輸出結果給

Y\_temp •


```
58
U1 : My_ckt_1

59 port map(
60 A => A_reg,
61 B => B_reg,
62 S => S_reg,
63 Y => Y_temp
64 );
```

把 D flip-flop 的輸出送到頂層輸出 Y

2. Waveform diagram here (Simulation Results)

波形圖含在.zip 中



## 3. Reflections and discussions

在此設計中,考量到乘法運算時兩個 8 位元輸入可能產生 16 位元結果,因此需使用 UNSIGNED 型別搭配 RESIZE,以避免位元溢位問題。針對 MOD 運算,需避免除以 0 的未定義行為,因此透過 if 條件判斷來確保輸出穩定。另一方面,本電路採用 D flip-flop 並以時脈控制輸出,確保輸出僅在上升沿更新,具有時序同步的特性。從模擬結果可觀察到輸出 Y 會隨著 clk 的 rising edge 對應更新輸出值,使整體電路在時序控制與資料鎖存方面更具可靠性與一致性。