

# AN 817: Static Update Partial Reconfiguration Tutorial

for Intel® Arria® 10 GX FPGA Development Board

Updated for Intel® Quartus® Prime Design Suite: 18.0



AN-817 | 2018.05.07 Latest document on the web: <u>PDF</u> | <u>HTML</u>



# **Contents**

L. Static Update Partial Reconfiguration Tutorial for Intel® Arria® 10 GX FPGA	
Development Board	
1.1. Tutorial Requirements	3
1.2. Reference Design Overview	4
1.3. Static Update Region Overview	
1.4. Download Reference Design Files	
1.5. Reference Design Walkthrough	
1.5.1. Step 1: Getting Started	<del>6</del>
1.5.2. Step 2: Create Design Partitions	7
1.5.3. Step 3: Allocate Placement and Routing Regions	8
1.5.4. Step 4: Add the Partial Reconfiguration Controller Intel Arria 10 FPGA IP	
1.5.5. Step 5: Define Personas	12
1.5.6. Step 6: Create Revisions	13
1.5.7. Step 7: Compile the Base Revision, Export Static and SUPR Regions	16
1.5.8. Step 8: Set Up PR Implementation Revisions	17
1.5.9. Step 9: Change the SUPR Logic	19
1.5.10. Step 10: Program the Board	21
1.5.11. Modifying the SUPR Partition	22
1.6. Static Update Partial Reconfiguration Tutorial Revision History	22



This application note demonstrates static update partial reconfiguration (SUPR) on the Intel $^{\circledR}$  Arria $^{\circledR}$  10 GX FPGA development board.

Partial reconfiguration (PR) allows you to reconfigure a portion of an Intel FPGA dynamically, while the remaining FPGA continues to operate. PR implements multiple personas in a particular region in your design, without impacting operation in areas outside this region. This methodology provides the following advantages in systems in which multiple functions time-share the same FPGA resources:

- Allows run-time reconfiguration
- Increases design scalability
- · Reduces system down-time
- Supports dynamic time-multiplexing functions in the design
- Lowers cost and power consumption by efficient use of board space

In traditional PR, any change to the static region requires recompilation of every persona. However, you can define a specialized SUPR region that allows change, without requiring the recompilation of personas. This technique is useful for a portion of a design that you may *possibly* want to change for risk mitigation, but that never requires runtime reconfiguration.

Note:

The current version of the Intel Quartus® Prime Pro Edition software introduces a simplified compilation flow for partial reconfiguration.

#### 1.1. Tutorial Requirements

This tutorial requires the following:

- Basic familiarity with the Intel Quartus Prime Pro Edition FPGA implementation flow and project files.
- Intel Quartus Prime Pro Edition version 18.0, with Intel Arria 10 device support.
- For FPGA implementation, a JTAG connection with the Intel Arria 10 GX FPGA development board on the bench.
- Download Reference Design Files on page 5.

#### **Related Information**

- Partial Reconfiguration User Guide
- Partial Reconfiguration Tutorials
- Partial Reconfiguration Online Training

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.


9001:2008 Registered



#### 1.2. Reference Design Overview

This reference design consists of one, 32-bit counter. At the board level, the design connects the clock to a 50MHz source, and then connects the output to four LEDs on the board. Selecting the output from the counter bits, in a specific sequence, causes the LEDs to blink at a specific frequency. The top\_counter module is the SUPR region.


Figure 1. **Flat Reference Design** 



# 1.3. Static Update Region Overview

The following figure shows the block diagram for a PR design that includes a SUPR region. Block A is the Top static region. Block B is the SUPR region. Block C is the PR partition.

Figure 2. PR Design with SUPR Region



AN-817 | 2018.05.07



- A Top Static Region—contains design logic that does not change. Changing this region requires recompilation of all associated personas. The static region includes the portion of the design that does not change for any persona. This region can include periphery and core device resources. You must register all communication between the SUPR and PR partitions in the static region. This requirement helps to ensure timing closure for any personas, with respect to the static region.
- B SUPR Region—contains core-only logic that *may* possibly change for risk mitigation, but never requires runtime reconfiguration. The SUPR region has the same requirements and restrictions as the PR partition. The SUPR partition can contain only core resources. Therefore, the SUPR partition must be a child partition of the top-level root partition that contains the design periphery and clocks. Changing the SUPR region produces a SRAM Object File (.sof) that is compatible with all existing compiled Raw Binary File (.rbf) files for PR partition C.
- C PR Partition—contains arbitrary logic that you can reprogram at runtime with any design logic that fits and achieves timing closure during compilation.

#### 1.4. Download Reference Design Files

The partial reconfiguration tutorial is available in the following location:

https://github.com/intel/fpga-partial-reconfig

To download the tutorial:

- 1. Click Clone or download.
- 2. Click **Download ZIP**. Unzip the fpga-partial-reconfig-master.zip file.
- 3. Navigate to the tutorials/al0\_pcie\_devkit\_blinking\_led\_supr subfolder to access the reference design.

The flat folder consists of the following files:

**Table 1.** Reference Design Files

File Name	Description
top.sv	Top-level file containing the flat implementation of the design. This module instantiates the blinking_led sub-partition and the top_counter module.
top_counter.sv	Top-level 32-bit counter that controls LED[1] directly. The registered output of the counter controls LED[0], and also powers LED[2] and LED[3] via the blinking_led module.
blinking_led.sdc	Defines the timing constraints for the project.
blinking_led.sv	In this tutorial, you convert this module into a parent PR partition. The module receives the registered output of top_counter module, which controls LED[2] and LED[3].
blinking_led.qpf	Intel Quartus Prime project file containing the list of all the revisions in the project.
blinking_led.qsf	Intel Quartus Prime settings file containing the assignments and settings for the project.

Note: The supr folder contains the complete set of files you create using this application note. Reference these files at any point during the walkthrough.




#### 1.5. Reference Design Walkthrough

The following steps describe implementation of SUPR with a flat design:

- Step 1: Getting Started on page 6
- Step 2: Create Design Partitions on page 7
- Step 3: Allocate Placement and Routing Regions on page 8
- Step 4: Add the Partial Reconfiguration Controller Intel Arria 10 FPGA IP on page
- Step 5: Define Personas on page 12
- Step 6: Create Revisions on page 13
- Step 7: Compile the Base Revision, Export Static and SUPR Regions on page 16
- Step 8: Set Up PR Implementation Revisions on page 17
- Step 9: Change the SUPR Logic on page 19
- Step 10: Program the Board on page 21

Figure 3. **SUPR Compilation Flow** 



#### 1.5.1. Step 1: Getting Started

To copy the reference design files to your working environment and compile the blinking\_led flat design:






- 1. Before you begin, Download Reference Design Files on page 5.
- Create the a10\_pcie\_devkit\_blinking\_led\_supr directory in your working environment.
- 3. Copy the downloaded tutorials/a10\_pcie\_devkit\_blinking\_led\_supr/ flat sub-folder to the a10\_pcie\_devkit\_blinking\_led\_supr directory.
- 4. In the Intel Quartus Prime Pro Edition software, click **File ➤ Open Project** and open /flat/blinking\_led.qpf.
- 5. To compile the base design, click **Processing** ➤ **Start Compilation**.

#### 1.5.2. Step 2: Create Design Partitions

Create design partitions for each region that you want to partially reconfigure. You can create any number of independent partitions or PR regions in your project. Follow these steps to create design partitions for the u\_blinking\_led instance as the PR partition, and the u\_top\_counter instance as the SUPR region:


In the Project Navigator Hierarchy tab, right-click the u\_blinking\_led instance, and then click Design Partition ➤ Set as Design Partition.



- 2. Right-click the u\_blinking\_led instance again, and then click **Design Partition** ➤ **Reconfigurable** under **Type**.
- 3. Repeat step 1 and 2 to create a partition for the u top counter instance.
- Click Assignments ➤ Design Partitions Window. The window displays your design partitions.







5. Double-click the blinking\_led **Partition Name** cell to rename it to pr\_partition. Similarly, rename the top\_counter partition to supr partition.

Alternatively, adding the following lines to blinking\_led.qsf creates these partitions:

```
set_instance_assignment -name PARTITION pr_partition \
    -to u_blinking_led
set_instance_assignment -name PARTIAL_RECONFIGURATION_PARTITION ON \
    -to u_blinking_led
set_instance_assignment -name PARTITION supr_partition \
    -to u_top_counter
set_instance_assignment -name PARTIAL_RECONFIGURATION_PARTITION ON \
    -to u_top_counter
```


#### 1.5.3. Step 3: Allocate Placement and Routing Regions

For every base revision that you create, the Compiler uses the PR partition region allocation to place the corresponding persona core in the reserved region. Follow these steps to locate and assign a PR region in the device floorplan for your base revision:

- In the Project Navigator Hierarchy tab, right-click the u\_blinking\_led instance, and then click Logic Lock Region ➤ Create New Logic Lock Region. The region appears in the Logic Lock Regions window.
- 2. Specify a region Width of 5 and Height of 4.
- 3. Specify the placement region coordinates for u\_blinking\_led in the **Origin** column. The origin corresponds to the lower-left corner of the region. Specify the **Origin** as X57\_Y6. The Compiler automatically calculates the (X2 Y2) coordinates (top-right) for the placement region, based on the height and width you specify.
- 4. Enable the **Reserved** and **Core-Only** options for the region.
- Double-click the Routing Region option. The Logic Lock Routing Region Settings dialog box appears.
- 6. For the **Routing Type**, select **Fixed with expansion**. This option automatically assigns an **Expansion length** of one.
- 7. Repeat the previous steps to allocate the following resources for the u\_top\_counter partition:
  - **Origin**—X64\_Y6
  - Height-4
  - Width—5








Note: The routing region must be larger than the placement region, to provide extra flexibility for the Compiler's routing stage, when the Compiler routes different personas.

- 8. Your placement region must enclose the blinking\_led logic. To select the placement region by locating the node in Chip Planner, right-click the u\_blinking\_led region name in the Logic Lock Regions window, and then click Locate Node > Locate in Chip Planner.
- 9. Under **Partition Reports**, double-click **Report Design Partitions**. The Chip Planner highlights and color codes the region.



Alternatively, adding the following lines to blinking\_led.qsf creates these regions:

```
set_instance_assignment -name PARTITION supr_partition -to u_top_counter
set_instance_assignment -name PARTIAL_RECONFIGURATION_PARTITION ON -to \
    u_top_counter
set_instance_assignment -name PLACE_REGION "X64 Y6 X68 Y9" -to \
    u_top_counter
```



AN-817 | 2018.05.07

# 1.5.4. Step 4: Add the Partial Reconfiguration Controller Intel Arria 10 FPGA IP

The Partial Reconfiguration Controller IP enables reconfiguration over JTAG. The following steps describe adding the Partial Reconfiguration Controller IP core to your project.


Note:

To skip these steps, copy the pr\_ip.ip file from the pr folder into your project directory, and add the set\_global\_assignment -name IP\_FILE pr\_ip.ip assignment to the blinking\_led.qsf file. To ensure appropriate constraining of the IP, place this assignment after the SDC\_FILE assignments (jtag.sdc and blinking\_led.sdc).

- In the IP Catalog (Tools ➤ IP Catalog), type Partial Reconfiguration in the search field.
- 2. Double-click Partial Reconfiguration Controller Intel Arria 10 FPGA IP.
- In the Create IP Variant dialog box, type pr\_ip as the file name, and then click Create.
- 4. Ensure that the **Enable JTAG debug mode** and **Enable freeze interface** options are turned on, and the **Enable Avalon-MM slave interface** option is turned off.

AN-817 | 2018.05.07





- 5. Click Generate HDL.
- 6. In the **Generation** dialog box, accept the default settings and click **Generate**. The parameter editor generates the pr\_ip.ip variation file and adds the file to the blinking\_led project.

#### **Related Information**

Partial Reconfiguration IP Solutions User Guide

For information on all Partial Reconfiguration IP cores.

#### 1.5.4.1. Update the Top-Level Design

Update the top.sv file with the PR\_IP instance:

1. To add the pr\_ip instance to the top-level design, uncomment the following code block in the top.sv file:


```
.data_valid (1'b0),
   .data_ready ()
);
```

2. To force the output ports to logic 1 during reconfiguration, use the freeze control signal output from PR\_IP. Uncomment the following lines of code:

```
assign led_two_on_w = freeze ? 1'b1 : pr_led_two_on;
assign led_three_on_w = freeze ? 1'b1 : pr_led_three_on;
```

3. To assign an instance of the default persona (blinking\_led), update the top.sv file with the following block of code:

Figure 4. Partial Reconfiguration IP Core Integration



#### 1.5.5. Step 5: Define Personas

This reference design defines three separate personas for the single PR partition, and one SUPR persona for the SUPR region. Follow these steps to define and include these personas in your project. If using the Intel Quartus Prime Text Editor, disable **Add file to current project** when saving the files.

- 1. Create new blinking\_led\_slow.sv, blinking\_led\_empty.sv, and top\_counter\_fast.sv SystemVerilog files in your working directory. Confirm that blinking\_led.sv is already present in the working directory.
- 2. Enter the following contents for the SystemVerilog files:



#### **Table 2.** Reference Design Personas SystemVerilog

File Name	Description	Code
blinking_led_slow.sv	LEDs blink slower	<pre>`timescale 1 ps / 1 ps `default_nettype none  module blinking_led_slow (     // clock     input wire clock,     input wire [31:0] counter,     // Control signals for the LEDs     output wire led_two_on,     output wire led_three_on );  localparam COUNTER_TAP = 27;  reg led_two_on_r;  reg led_three_on_r;  assign led_three_on = led_two_on_r;  assign led_three_on = led_three_on_r;  always_ff@(posedge clock) begin     led_two_on_r &lt;= counter[COUNTER_TAP];     led_three_on_r &lt;= counter[COUNTER_TAP];     end endmodule</pre>
blinking_led_empty.sv	LEDs stay ON	<pre>`timescale 1 ps / 1 ps `default_nettype none  module blinking_led_empty(     // clock     input wire clock,     input wire [31:0] counter,     // Control signals for the LEDs     output wire led_two_on,     output wire led_three_on );      // LED is active low     assign led_two_on = 1'b0;     end endmodule</pre>
top_counter_fast.sv	Second SUPR persona	<pre>`timescale 1 ps / 1 ps `default_nettype none  module top_counter_fast (</pre>

## 1.5.6. Step 6: Create Revisions

The PR design flow uses the project revisions feature in the Intel Quartus Prime software. Your initial design is the base revision, where you define the static region boundaries and reconfigurable regions on the FPGA.

From the base revision, you create additional revisions. These revisions contain the different implementations for the PR regions. However, all PR implementation revisions use the same top-level placement and routing results from the base revision.

To compile a PR design, you create a PR implementation revision for each persona. In addition, you must assign either the **Partial Reconfiguration - Base** or **Partial Reconfiguration - Persona Implementation** revision type for each of the revisions. The following table lists the revision name and the revision type for each of the revisions. The impl\_blinking\_led\_supr\_new.qsf revision is the SUPR persona implementation.


#### **Table 3.** Revision Names and Types

Revision Name	Revision Type
blinking_led.qsf	Partial Reconfiguration - Base
blinking_led_default.qsf	Partial Reconfiguration - Persona Implementation
blinking_led_slow.qsf	Partial Reconfiguration - Persona Implementation
blinking_led_empty.qsf	Partial Reconfiguration - Persona Implementation
impl_blinking_led_supr_new.qsf	Partial Reconfiguration - Persona Implementation

#### 1.5.6.1. Setting the Base Revision

Follow these steps to set blinking\_led as the base revision:

- 1. Click **Project** ➤ **Revisions**.
- 2. For Revision Type, select Partial Reconfiguration Base.



This step adds the following to the blinking\_led.qsf:

##blinking\_led.qsf set\_global\_assignment -name REVISION\_TYPE PR\_BASE


#### 1.5.6.2. Creating Implementation Revisions

Follow these steps to create the implementation revisions:





- 1. In the **Revisions** dialog box, double-click **<<new revision>>**.
- In Revision name, specify blinking\_led\_default and select blinking\_led for Based on revision.
- For the Revision type, select Partial Reconfiguration Persona Implementation.
- 4. Enable **This project uses a Partition Database (.qdb) file for the root partition**, but do not specify the **Root Partition Database file** at this point. You specify this file in Step 8: Set Up PR Implementation Revisions on page 17



- 5. Disable the **Set as current revision** option.
- 6. Repeat steps 2 through 5 to set the **Revision type** for the other implementation revisions:

Revision Name	Revision Type	Based on Revision
blinking_led_slow.qsf	Partial Reconfiguration - Persona Implementation	blinking_led
blinking_led_empty.qsf	Partial Reconfiguration - Persona Implementation	blinking_led
impl_blinking_led_supr_new.qsf	Partial Reconfiguration - Persona Implementation	blinking_led

Each .qsf file now contains the following assignment:

set\_global\_assignment -name REVISION\_TYPE PR\_IMPL



#### 1.5.7. Step 7: Compile the Base Revision, Export Static and SUPR Regions

Follow these steps to compile the base revision and export the static and SUPR regions for later use in implementation revisions for new PR personae:


- 1. Set blinking\_led as the **Current Revision** if not already set.
- Before compiling the base revision, make sure blinking\_led.qsf contains the following assignments. These assignments direct the Assembler to automatically generate the required PR bitstreams following compilation:

```
set_global_assignment -name GENERATE_PR_RBF_FILE ON
set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION OFF
```

3. To compile the blinking led base revision, click **Processing** ➤ **Start** Compilation. Alternatively, you can use the following command to compile this revision:

```
quartus_sh --flow compile blinking_led -c blinking_led
```

4. To export the root partition, click Project ➤ Export Design Partition, and then specify the following options for the partition:



Option	Setting
Partition name	root_partition
Partition database file	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>
Include entity-bound SDC files	Disable
Snapshot	Final






Alternatively, you can use the following command to export the root partition:

```
quartus_cdb -r blinking_led -c blinking led --export_block \
    root_partition --snapshot final --file blinking_led_static.qdb
```

5. To export the SUPR partition, click Project ➤ Export Design Partition, and then specify the following options:

Option	Setting
Partition name	supr_partition
Partition database file	<pre><pre><pre><pre>project&gt;/blinking_led_supr_partition_final.qdb</pre></pre></pre></pre>
Include entity-bound SDC files	Disable
Snapshot	Final




Alternatively, you can use the following command to export the SUPR partition:

```
quartus_cdb -r blinking_led -c blinking led --export_block \
    supr_partition --snapshot final --file \
    blinking_led_supr_partition_final.qdb
```

#### 1.5.8. Step 8: Set Up PR Implementation Revisions


You must prepare the PR implementation revisions before you can generate the PR bitstream for device programming. This setup includes adding the static region .qdb file as the source file for each implementation revision. In addition, you must specify the corresponding entity of the PR region.





Follow these steps to setup the PR implementation revisions:

- To set the current revision, click Project ➤ Revisions, select blinking\_led\_default as the Revision name, and then click Set Current. Alternatively, select the current revision on the main Intel Quartus Prime toolbar.
- To verify the correct source for this implementation revision, click Project ➤
   Add/Remove Files in Project. Confirm that the blinking\_led.sv file appears
   in the file list.



3. Repeat steps 1 and 2 to change the current revision and verify that the other implementation revision source files are present:

Implementation Revision Name	Source File
blinking_led_empty	blinking_led_empty.sv
blinking_led_slow	blinking_led_slow.sv

- 4. Set blinking\_led\_default as the Current Revision.
- To specify the .qdb file as the source for root\_partition, click Assignments
   Design Partitions Window. Double-click the Partition Database File cell and specify the blinking led static.qdb file.



Alternatively, use the following command to assign the .qdb:

```
set_instance_assignment -name QDB_FILE_PARTITION \
    blinking_led_static.qdb -to |
```

6. Similarly, specify blinking\_led\_supr\_partition\_final.qdb as the **Partition Database File** for supr\_partition.


```
set_instance_assignment -name QDB_FILE_PARTITION \
    blinking_led_supr_partition_final.qdb -to u_top_counter
```

7. In the **Entity Re-binding** cell, specify the new entity name for the PR partition you are changing in the current implementation revision. For the blinking\_led\_default implementation revision, the entity name is blinking\_led. In this case, you are overwriting the u\_blinking\_led instance from the base revision compile with the new entity blinking\_led. For other implementation revisions, refer to the following table:





Revision	Entity Re-binding Value
blinking_led_slow	blinking_led_slow
blinking_led_empty	blinking_led_empty



Alternatively, you can use the following lines in each revision's .  ${\tt qsf}$  to set the assignments:

```
##blinking_led_default.qsf
set_instance_assignment -name ENTITY_REBINDING blinking_led \
    -to u_blinking_led

##blinking_led_slow.qsf
set_instance_assignment -name ENTITY_REBINDING blinking_led_slow \
    -to u_blinking_led

##blinking_led_empty.qsf
set_instance_assignment -name ENTITY_REBINDING blinking_led_empty \
    -to u_blinking_led
```

8. To compile the design, click **Processing ➤ Start Compilation**. Alternatively, use the following command to compile this project:

```
quartus_sh --flow compile blinking_led -c blinking_led_default
```

9. Repeat steps 1 through 8 to prepare and compile the blinking\_led\_slow and blinking\_led\_empty implementation revisions.

*Note:* The current version of the Intel Quartus Prime Pro Edition software introduces a simplified partial reconfiguration flow that no longer requires separate synthesis and implementation revisions for additional PR personae.


#### 1.5.9. Step 9: Change the SUPR Logic

To change the functionality of the logic within the SUPR partition, you must change the SUPR partition source. Complete the following steps to replace the u\_top\_counter instance in the SUPR partition with the top\_counter\_fast entity.

- 1. To set the SUPR implementation revision as current, click **Project ➤ Revisions** and set impl\_blinking\_led\_supr\_new as the current revision, or select the revision on the Intel Quartus Prime main toolbar.
- 2. To verify the correct source file for the implementation revision, click Project > Add/Remove files in Project, and verify that top\_counter\_fast.sv is the source for the impl\_blinking\_led\_supr\_new implementation revision. If present, remove top\_counter.sv from the list of project files.



AN-817 | 2018.05.07



3. To specify the .qdb file associated with the root partition, click **Assignments** ➤ **Design Partitions Window**, and then double-click the **Partition Database File** cell to specify blinking led static.qdb.

Alternatively, use the following command to assign this file:

```
set_instance_assignment -name QDB_FILE_PARTITION \
    blinking_led_static.qdb -to |
```

4. In the **Entity Re-binding** cell for pr\_partition, specify the appropriate entity name. For this example, specify the blinking\_led\_empty entity. In this case, you are overwriting the u\_blinking\_led instance from the base revision compile with the new entity blinking\_led\_empty. The following line now exists in the .qsf:

```
##blinking_led_default.qsf
set_instance_assignment -name ENTITY_REBINDING blinking_led_empty \
    -to u_blinking_led
```

5. In the **Entity Re-binding** cell for supr\_partition, specify the top\_counter\_fast entity. top\_counter\_fast is the name of the static entity that replaces u\_top\_counter when you complete the SUPR.



```
##impl_blinking_led_supr_new.qsf
set_instance_assignment -name ENTITY_REBINDING top_counter_fast \
    -to u_top_counter
```

6. Before compiling the implementation revision, make sure the revision's .qsf file (impl\_blinking\_led\_supr\_new.qsf) contains the following assignment. This assignment directs the Assembler to automatically generate the required PR bitstreams following compilation:

```
set_global_assignment -name GENERATE_PR_RBF_FILE ON set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION OFF
```

7. To compile the design, click **Processing ➤ Start Compilation**. Alternatively, use following command to compile this project revision:

```
quartus_sh --flow compile blinking_led -c \
  impl_blinking_led_supr_new
```




#### 1.5.10. Step 10: Program the Board

Follow these steps to connect and program the Intel Arria 10 GX FPGA development board:

- 1. Connect the power supply to the Intel Arria 10 GX FPGA development board.
- 2. Connect a USB cable between your PC USB port and the USB programming hardware on the development board.
- 3. Open the Intel Quartus Prime software, and then click **Tools** ➤ **Programmer**.
- 4. In the Programmer, click Hardware Setup, and then select USB-Blaster.
- 5. Click **Auto Detect**, and then select the **10AX115S2** device.
- 6. Click **OK**. The Intel Quartus Prime software detects and updates the Programmer with the three FPGA devices on the board.
- Select the 10AX115S2 device, click Change File, and load the blinking\_led\_default.sof file.
- 8. Enable Program/Configure for the blinking\_led\_default.sof file.
- 9. Click **Start** and wait for the progress bar to reach 100%.
- 10. Observe the LEDs on the board blinking.
- 11. To program only the PR region, right-click the blinking\_led\_default.sof file in the Programmer and click **Add PR Programming File**.
- 12. Select the blinking\_led\_slow.rbf file.
- 13. Disable **Program/Configure** for the blinking\_led\_default.sof file.
- 14. Enable **Program/Configure** for the blinking\_led\_slow.rbf file, and then click **Start**. On the board, observe LED[0] and LED[1] continuing to blink. When the progress bar reaches 100%, LED[2] and LED[3] blink slower.

Figure 5. Programming the Intel Arria 10 GX FPGA Development Board



- 15. To re-program the PR region, right-click the .rbf file in the Programmer, and then click **Change PR Programing File**.
- 16. Select the .rbf files for the other two personas to observe the behavior on the board. Loading the blinking\_led\_default.rbf file causes the LEDs to blink at the original frequency, and loading the blinking\_led\_empty.rbf file causes the LEDs to stay ON.
- 17. To change the SUPR logic, repeat step 7 above to select the impl\_blinking\_led\_supr\_new.sof. After changing this file, led [0:1] now blinks at a faster rate than before. The other PR .rbf files are also compatible with the new .sof.

Note:

The Assembler generates an .rbf file for the SUPR region. However, you should not use this file to reprogram the FPGA at runtime because the SUPR partition does not instantiate the freeze bridge, PR region controller, and other logic in the overall system. When you make changes to the SUPR partition logic, you must reprogram the full .sof file from the SUPR implementation revision compilation.

#### 1.5.11. Modifying the SUPR Partition

You can modify an existing SUPR partition. After modifying the SUPR partition, you must compile it, generate the .sof file, and program the board, without compiling the other personas. For example, follow these steps to change the top\_counter\_fast.sv module to count faster:

- 1. Set impl\_blinking\_led\_supr\_new as the current revision.
- 2. In the top\_counter\_fast.sv file, replace the count\_d + 2 statement with count d + 4.
- Run the following commands to re-synthesize the SUPR block and generate the new .sof file:

```
quartus_sh --flow compile blinking_led \
   -c impl_blinking_led_supr_new
```

The resulting .sof now contains the new SUPR region, and uses blinking\_led for the default (power-on) persona.

### 1.6. Static Update Partial Reconfiguration Tutorial Revision History

Document Version	Intel Quartus Prime Version	Changes
2018.05.07	18.0.0	<ul> <li>Removed descriptions of obsolete synthesis-only revisions and corresponding personas. Replaced with latest simplified flow instructions.</li> <li>Renamed PR revision names to match simplified PR flow.</li> <li>Updated official name of Partial Reconfiguration Controller Intel Arria 10 FPGA IP.</li> <li>Added .qsf setting to automatically generate PR bitstream files after compilation.</li> </ul>
2017.11.06	17.1.0	Initial release of the document.