Features

660ns µP-Compatible, 8-Bit ADC with Track/Hold

General Description

The MX7821 high-speed, microprocessor-compatible (μP), 8-bit analog-to-digital converter (ADC) is a plug-in upgrade for the industry-standard 7820. The MX7821 uses a half-flash technique, resulting in a 660ns conversion time vs. 1.36µs for the 7820. A Vss pin, not supplied by the 7820, supports dual power supplies and bipolar analog inputs.

The MX7821 has track-and-hold function capable of digitizing a 100kHz signal, and is tested for both its static and dynamic capability. The converter-µP interface appears as a memory location or input/output port that requires no external interface logic. The data outputs use latched, three-state buffered circuitry for direct connection to a μP data bus or system input port. The MX7821 has an overflow output for cascading devices to attain higher resolution. The ADC's input/reference arrangement enables ratiometric operation. For a detailed description of MX7821 operation, refer to the MX7820 data sheet.

Applications

Digital-Signal Processing High-Speed Data Acquisition Telecommunications High-Speed Servo Loops Audio Systems

♦ 660ns Conversion Time

- ♦ 20-Pin Narrow DIP Package
- ♦ No External Clock
- ♦ Pin-Compatible Upgrade for Industry-Standard 7820
- 100kHz Input Signal Bandwidth
- ♦ Bipolar/Unipolar Inputs
- ♦ Single +5V or Dual ±5V Supplies
- ◆ Ratiometric Reference Inputs
- ♦ Static and Dynamic Tested
- ♦ Internal Track/Hold


Ordering Information


PART	TEMP. RANGE	PIN-PACKAGE
MX7821KN	0°C to +70°C	20 Plastic DIP
MX7821KR	0°C to +70°C	20 Wide SO
MX7821KP	0°C to +70°C	20 PLCC
MX7821K/D	0°C to +70°C	Dice*
MX7821BQ	-40°C to +85°C	20 CERDIP
MX7821KEWP	-40°C to +85°C	20 Wide SO
MX7821TE	-55°C to +125°C	20 LCC**
MX7821TQ	-55°C to +125°C	20 CERDIP**

Contact factory for dice specifications.

Functional Diagram

Pin Configurations





MIXIM

Maxim Integrated Products 1

^{**} Contact factory for availability and processing to MIL-STD-883.

660ns µP-Compatible, 8-Bit ADC with Track/Hold

ABSOLUTE MAXIMUM RATINGS

ABSOLUTE MAXIMUM HATINGS

VDD to GND -0.3V to +7V
Vss to GND +0.3V to -7V
Digital Output Voltage to GND
(Pins 2-5, 9, 14-16, 18) -0.3V to VDD +0.3V
VREF+ to AGND Vss -0.3V to VDD +0.3V
VRFF- to AGND Vss -0.3V to VDD +0.3V
VIN to GND Vss -0.3V to VDD +0.3V
Continuous Power Dissipation (any package)
to +75°C 1000mW
derate above +75°C by 10mW/°C

Operating Temperature Ranges:
 MX7821K
 0°C to +70°C

 MX7821B
 -40°C to +85°C

 MX7821T
 -55°C to +125°C

 Storage Temperature Range
 -65°C to +150°C

 Lead Temperature (soldering , 10 sec)
 +300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +5V \pm 5\%; GND = 0V; U_{DD} = 0V;$

PARAMETER	SYMBOL	CONDITIO	ONS	MIN	TYP	MAX	UNITS
UNIPOLAR INPUT RANGE	L			·			
Resolution	N			8			Bits
Total Unadjusted Error (Note 2)	TUE					±1	LSB
No Missing Codes Resolution				8			Bits
BIPOLAR INPUT RANGE				•			
Resolution	N			8			Bits
Zero-Code Error						±1	LSB
Full-Scale Error						±1	LSB
Signal-to-Noise Ratio	SNR	V _{IN} = 99.85kHz full-scale sine wave with fsampling = 500kHz		45			dB
Total Harmonic Distortion	THD	V _{IN} = 99.85kHz full-scale sine wave with fsampling = 500kHz				-50	dB
Peak Harmonic or Spurious Noise		V _{IN} = 99.85kHz full-scale sine wave with fsampling = 500kHz				-50	dB
Intermodulation Distortion	IMD	f _a (84.72kHz) and f _b (94.97kHz) full-scale	2nd-order terms			-50	dB
The third data and the state of		sine waves with fSAMPL- ING = 500kHz	3rd-order terms			-50	
Slew Rate, Tracking					2.36	1.6	V/µs
REFERENCE INPUT			-	•			•
Input Resistance		Resistance between VRE	F+ and VREF-	1		4	kΩ
VREF+ Input Range				VREF-		V _{DD}	V
VREF- Input Range				VSS		VREF+	V
ANALOG INPUT							
Input Voltage Range				VREF-		VREF+	V
Input Leakage Current		-5V ≤ V _{IN} ≤ 5V				±3	μА
Input Capacitance	CiN				32		pF

660ns µP-Compatible, 8-Bit ADC with Track/Hold

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +5V \pm 5\%; GND = 0V; Unipolar Input Range: V_{SS} = 0V, VREF_+ = 5V, VREF_- = 0V; Bipolar Input Range: V_{SS} = -5V \pm 5\%, VREF_+ = 2.5V, VREF_- = -2.5V; specifications apply for RD mode, Pin 7 = 0V; T_A = T_MIN to T_MAX, unless otherwise noted.) (Note 1)$

PARAMETER	SYMBOL	c	ONDITIONS	MIN	TYP	MAX	UNITS	
LOGIC INPUTS				•			•	
In a state of the Malana	V	CS, WR, RD		2.4			V	
Input High Voltage	VINH	MODE		3.5			, ,	
Input Low Voltage	VINL	CS, WR, RD				8.0	V	
Input Low Voltage	VINL	MODE				1.5		
		CS, RD				1		
Input High Current	INH	WR				3	μA	
		MODE	MODE		50	200		
Input Low Current	INL					-1	μА	
Input Capacitance (Note 3)	CIN				5_	. 8	pF	
LOGIC OUTPUTS								
Output Low Voltage	VOL	D7-D0, INT, OFL; ISINK = 1.6mA				0.4	V	
- Cutput Eow Voltage	100	RDY; I _{SINK} = 2.6mA				0.4		
Output High Voltage	VoH	D7-D0, INT, O	FL; ISOURCE = -360μA	4.0			٧	
Floating State Leakage Current	ILKG	D7-D0, RDY				±3	μA	
Floating State Output Capacitance (Note 3)	Соит	D7–D0, RDY			5	8	pF	
POWER REQUIREMENTS			_					
	IDD		MX7821K			15	mA.	
Supply Current	טטי	CS = RD = 0V	MAX7821B/T			20		
	ISS					100	μА	
Power Dissipation	PD				50		mW	
Power-Supply Sensitivity	PSR	V _{DD} = 4.75V to 5.25V, VREF+ = 4.75V MAX for unipolar mode			±1/16	±1/4	LSB	

Note 1: Performance over power-supply tolerance guaranteed by power-supply rejection test.

Note 2: Total Unadjusted Error includes relative accuracy, zero-code error, and full-scale error.

Note 3: Guaranteed by design.

TIMING CHARACTERISTICS

(VDD = +5V, VSS = 0V or -5V, Unipolar or Bipolar Input Range, TA = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
CS to RD/WR Setup Time	tcss			0			ns
CS to RD/WR Hold Time	tcsh			0			ns
<u> </u>		T _A = +25°C				70	
CS to RDY Delay (Note 4)	t _{RDY}	$T_A = T_{MIN}$ to T_{MAX}	MX7821B/K			85	ns
,			MX7821T			100	7
						700	
Conversion Time (RD Mode)	tCRD	T _A = T _{MIN} to T _{MAX}	MX7821B/K			875	ns
	'A		MX7821T			975	

660ns μP-Compatible, 8-Bit ADC with Track/Hold

TIMING CHARACTERISTICS (continued)(VDD = +5V, VSS = 0V or -5V, Unipolar or Bipolar Input Range, TA = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
		T _A = +25°C, C _L = 20pF	:			t _{CRD} +25		
		TA = TMIN to TMAX,	MX7821B/K			tCRD+30		
Data-Access Time (RD Mode) (Note 5)	tACCO	C _L = 20pF	MX7821T			t _{CRD} +35	ns	
(IID Wode) (Note 5)		T _A = +25°C, C _L = 100p	F		·	tCRD+50		
		$T_A = T_{MIN}$ to T_{MAX} ,	MX7821B/K			tCRD+65		
		$C_L = 100pF$	MX7821T			tCRD+75		
RD to INT Delay		$T_A = +25^{\circ}C, C_L = 50pF$			50	80		
(RD Mode)	tINTH	$T_A = T_{MIN}$ to T_{MAX}	MX7821B/K			85	ns	
		C _L = 50pF	MX7821T			90		
Data-Hold Time		T _A = +25°C				60		
(Note 6)	tDH	TA = TMIN to TMAX	MX7821B/K			70	ns	
		TA = TIVIIIN TO TIVIAX	MX7821T			80		
Delay Time Between		$T_A = +25^{\circ}C$		350				
Conversions	tp	TA = TMIN to TMAX	MX7821B/K	425			ns	
		TA = TIVIIIN TO TIVIAX	MX7821T	500				
"		$T_A = +25^{\circ}C$		0.250		10	μs	
Write Pulse Width	twn	$T_A = T_{MIN}$ to T_{MAX}	MX7821B/K	0.325		10		
			MX7821T	0.400		10		
Dalas Tiras Bahasan	tRD	$T_A = +25^{\circ}C$		250				
<u>Del</u> ay Ti <u>me</u> Between WR and RD Pulses		TA = TMIN to TMAX	MX7821B/K	350			ns	
		TA - TMIN TO TMAX	MX7821T	450				
RD Pulse Width		$T_A = +25^{\circ}C$ (Figure 3)		160				
(WR-RD Mode) Determined by tACC1	tREAD1	$T_A = T_{MIN}$ to T_{MAX}	MX7821B/K	205			ns	
Determined by tACC1		(Figure 3)	MX7821T	240				
		$T_A = +25^{\circ}C, C_L = 20pF$	(Figure 3) (Note 3)			160		
- · · -		TA = TMIN to TMAX,	MX7821B/K			205		
Data-Access Time (WR-RD Mode)	tACC1	C _L = 20pF (Figure 3) (Note 3)	MX7821T			240	ns	
(Note 5)		T _A = +25°C, C _L = 100p	F (Figure 3)			185		
		TA = TMIN to TMAX.	MX7821B/K			235	-	
		TA = TMIN to TMAX. CL = 100pF (Figure 3)	MX7821T			275		
RD to INT Delay		T _A = +25°C				150		
	t _{RI}	Ta - Tana to Taray	MX7821B/K			185	ns	
		$T_A = T_{MIN}$ to T_{MAX}	MX7821T			220		
		T _A = =25°C, C _L = 50pF	=		380	500		
\overline{WR} to \overline{INT} Delay '	tINTL	TA = TMIN to TMAX.	MX7821B/K			610	ns	
		TA = TMIN to TMAX, $C_L = 50pF$	MX7821T			700	1	



660ns µP-Compatible, 8-Bit ADC with Track/Hold

TIMING CHARACTERISTICS (continued)

(V_{DD} = +5V, V_{SS} = 0V or -5V, Unipolar or Bipolar Input Range, T_A = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS			
RD Pulse Width		$T_A = +25^{\circ}C$ (Figure 4)			65					
(WR-RD Mode)	tREAD2	TA = TMIN to TMAX	MX7821B/K			75	ns			
Determined by tACC2		(Figure 4)	MX7821T			85]			
		$T_A = +25^{\circ}C, C_L = 20pF$	F (Figure 4) (Note 3)			65				
		TA = TMIN to TMAX,	MX7821B/K			75				
Data-Access Time (WR-RD Mode)	tACC2	C _L = 20pF (Note 3)	MX7821T			85	ns			
(Note 5)		$T_A = +25^{\circ}C, C_L = 100pF (Figure 4)$				90				
		C +100pE (Figure 4)	MX7821B/K			110	1			
			MX7821T			130				
WR to INT Delay		$T_A = +25^{\circ}C, C_L = 50pF$				80				
(Stand-Alone Operation)	tihwr	tihwr	tihwr	tihwr	TA = TMIN to TMAX,	MX7821B/K			100	ns
		C _L = 50pF	MX7821T			120				
		$T_A = +25^{\circ}C$, $C_L = 20pF$	25°C, C _L = 20pF (Note 3)			30				
Data-Access Time After INT (Stand-Alone Operation) (Note 5)		TA = TMIN to TMAX,	MX7821B/K			35				
	tiD	C _L = 20pF (Note 3)	MX7821T			40	ns			
		T _A = +25°C, C _L = 100p	oF			45				
		$T_A = T_{MIN}$ to T_{MAX} ,	MX7821B/K			60				
		C _L = 100pF	MX7821T		·	70				

Note 3: Guaranteed by design. Note 4: $C_L = 50pF$ and $R_L = 5k\Omega$ pull-up resistor. Note 5: See Figure 1 for load circuit. Parameter defined as the time required for the output to cross +0.8V or +2.4V. Note 6: See Figure 2 for load circuit. Parameter defined as the time required for data lines to change 0.5V.




Figure 1. Load Circuits for Data-Access Time Test




Figure 2. Load Circuits for Data-Hold Time Test

660ns μ**P-Compatible,** 8-Bit ADC with Track/Hold




Figure 3. WR-RD Mode Timing $(t_{RD} < t_{INTL})$




Figure 4: WR-RD Mode Timing (t_{RD} > t_{INTL)}




Figure 5. RD Mode





Figure 6. WR-RD Mode Stand-Alone Operation ($\overline{CS} = \overline{RD} = 0$)


_Pin Configurations (continued)




For application information, refer to the MX7820 data sheet.


660ns μP-Compatible, 8-Bit ADC with Track/Hold

Package Information





DIM	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.093	0.104	2.35	2.65	
A1	0.004	0.012	0.10	0.30	
В	0.014	0.019	0.35	0.49	
C	0.009	0.013	0.23	0.32	
Е	0.291	0.299	7.40	7.60	
œ	0.050		1.27		
Н	0.394	0.419	10.00	10.65	
L	0.016	0.050	0.40	1.27	




Wide SO SMALL-OUTLINE PACKAGE (0.300 in.)

DIM	DING	INCHES		MILLIMETERS		
	PINS	MIN	MAX	MIN	MAX	
D	16	0.398	0.413	10.10	10.50	
D	18	0.447	0.463	11.35	11.75	
D	20	0.496	0.512	12.60	13.00	
D	24	0.598	0.614	15.20	15.60	
۵	28	0.697	0.713	17.70	18.10	

21-0042A

660ns µP-Compatible, 8-Bit ADC with Track/Hold

Package Information (continued)



DIM	INC	HES	MILLIM	ETERS
Dilvi	MIN	MAX	MIN	MAX
Α	_	0.200	_	5.08
В	0.014	0.023	0.36	0.58
B1	0.038	0.065	0.97	1.65
С	0.008	0.015	0.20	0.38
Ε	0.220	0.310	5.59	7.87
E1	0.290	0.320	7.37	8.13
е	0.1	00	2.54	
L	0.125	0.200	3.18	5.08
L1	0.150	-	3.81	-
α	0.015	0.070	0.38	1.78
S	-	0.098		2.49
S1	0.005	1	0.13	_

ДІМ Р	PINS	INC	INCHES		METERS
	PINS	MIN	MAX	MIN	MAX
D	8	-	0.405	-	10.29
D	14	_	0.785	_	19.94
D	16	_	0.840	_	21.34
D	18	_	0.960	_	24.38
D	20		1.060	_	26.92
D	24		1.280	_	32.51
					21-0045A

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.