1. It is known that $F1 = \sum_{ABCD} (0,2,5,6,9,12,13,15)$, $F2 = \sum_{ABCD} (0,2,3,6,9,10,13,15)$


 $F3 = \sum_{i,j} (3,5,10,12)$, and the correct one in the following logical relationship is (_____).+

- A) $F3 = F1 \oplus F2'$ B) $F3 = F1 \oplus F2$ C) $F3 = F1 \oplus F2^D$ D) $F2 = F1^D$
- 2. A code converter circuit is shown in Figure 1-2. If the input X(X3X2X1X0) is a Excess-3 code, the

output Y(Y3Y2Y1Y0) is __(_____).

- A) 2421 BCD code B) 5421 BCD code
- 4221 BCD code D) 8421 BCD code ₽
- 3. An 8-bit comparator has inputs P and Q, and its output F_{P=Q} and F_{P>Q} are both active low ($F_{P=Q}=0$ when P=Q, and $F_{P>Q}=0$ when P>Q). To generate an active-high $F_{P<Q}$ ($F_{P<Q}=1$ when P<Q), $F_{P=Q}$ and $F_{P>Q}$ can be connected to ().

- A) AND B) OR C) NAND
- NOR₽



4.	Which	of the follow	ing stateme	nts about flip-1	lops is CORREC	CT?	() .
	$\mathbf{A})$	A T flip-flop	can be bui	lt by using a J-	K flip-flop with	J=1 and K=	= d . ↔	
	B)	A JK flip-flo	p can be bu	ilt by using a l	D flip-flop with I	D=KQ°+J°C	Q . ₽	
	C)	A D flip-flop	can be bui	lt by using a J	K flip-flop with	J=D and K	=D. <i></i>	
	D)	All of the ab	ove are wro	ong.⊬				
5.]		_	-	ce generator by sl C) 5	hift registers, we ne D) 8₽	ed a (<u>)</u> -bit	t shift register a	s least.↵
6.	In a te	mperature meas	urement sys	tem, if the mea	sured temperature	range is -50	0°C ~ 120°C,	the linear
tem	peratur	e converter outp	ut voltage ra	nge is 0 ~ 5V. If	the A/D converter	is required to	recognize the	amount of
cha	nge of (.1°C, an A/D co	nverter of no	t less than () bit should be u	sed.⊬		
	A)	8 B) 9	C) 10	D) 11₽				

7. If the clock input is connected to a 10MHz digital signal, which of the following circuits can output a 1MHz signal with 50% duty cycle? (______)

A) a self-correcting 10-bit ring counter with a single circulating 14

- B) a self-correcting 5-bit Johnson counter-
- C) a free-running decade counter (十进制计数器)
- D) a 4-bit LFSR counter ₽

8. The logic diagram contains a DAC and a 4-bit counter 74x163 is shown in Figure 1-8. When the input of the 3-bit DAC is 001, the output voltage is 1V, and when the input number is 111, the output voltage is 7V. The output (Vout) waveform of the circuit shown in Figure 1-8 is






Figure 1-8₽





- 10. The input CLK, D, and the corresponding output Q on a storage element are shown in Figure 1-10, then the storage element is (_____).
 - A) Positive (正) -edge-triggers D flip-flop
- B) D latch with enable active low
- C) Negative (负) -edge-triggers D flip-flop
- D) D latch with enable active high

A Mealy sequential circuit (The state graph as Figure 2) which investigates(#) an input sequence X and will produce an output of Z=1 for some input sequences. \forall The circuit has a start state A. \forall

RESET

0/0

A

1/0

0/0

1/0

0/0

D

1/0


E

0/1

F


0/1

Starting in the initial state A, determine the output sequence Z for the following input sequences
X and write the next state. Assuming the transition time and propagation delay of all devices in
the circuit are zero, complete the timing diagram below. (6')




2. The Mealy sequential circuit (Figure 2) which investigates an input sequence X and will produce an output of Z = 1 for any input sequence ending in _____ and ____ . (4°)

 $\oplus^{\mathbb{J}}$




Analyze the circuit as shown in Figure 3, which contains a 74x163 4-bit binary counter, a 74x138 3-8 decoder and a 74x151 8-input,1-bit multiplexer. When control input S2S1S0=100 for 74x151 multiplexer,

- Write out the logic expression of 74x151' output F(Q3,Q2,Q1,Q0). (3')
- 2. Write out the sequence of states for the 74x163 in the circuit. (5°)+
- 3. Describe the modulus(模) of the circuit. (2')+



Analyze the circuit with two gates and three D flip-flops with an asynchronous (异步) set as shown in figure 4.



is a clock (_____) state machine? (1')↓ 1) The circuit in the dashed box (虚线框)

A. synchronous (同步) B. asynchronous (异步) ₽

2) Write the excitation equations and the logic equations of Y and Z. (5°)₽

excitation equations:


logic equations of Y and Z:₽

Design a synchronous circuit with one input X and one MOORE type output EDGE, which detects transitions (转换) on X. The machine tests its X input at each tick of the clock and asserts EDGE if the value of X at that tick is different from the value at the previous tick. Use state names A, B, C, and so on as needed. Please describe the state meaning and finish the minimal state/output table. (Hint: No more than 6 states are required.)

Solution: The minimal state/output table

	State meaning:		Χø		EDCE -
	State meaning. Output	S₽	0.₽	1₽	EDGE+
	初态₽	A₽	₽	₽	₽
	42	42	₽	₽	₽
	47	47	٠	ę.	ę.
	47	47	42	ę.	47
	47	42	ę.	ę.	42
	42	47	42	ę.	₽
	₽	42	s	*	٩

Using two 74x163 4-bit binary counter, design a modulo-60 counter circuit with the counting sequence 00, 01, ..., 59, 00, 01, The input to the circuit is the 1Hz clock signal CLOCK and the output is the 8421 BCD code. Please complete the circuit connection below using only some basic logic gates.



1. An 8×2 ROM can be used to realize two combinational logic functions F1 and F2 whereas F1=AB'+AC'+B'C' and F2=A'+BC. The connections to perform the logic function using an 8×2 ROM is presented in Figure 7-1. Please give the content in the ROM. (8')

4						1
	A 2₽	A1₽	A0₽	D1₽	D0 €3	ľ
	0₽	0₽	0₽	ţ	47	4
	0₽	0₽	1₽	¢	47	4
	0.₽	1.0	0.₽	42	47	4
	0.₽	1.0	1.0	42	47	4
	1.₽	0.₽	0.₽	th.	47	4
	1.₽	0.₽	1.0	42	th.	4
	1.0	1.0	0.₽	42	47	4
	1₽	1.0	1.0	ته	47	4





Figure 7-1₽

- 2. The ROM and 74x194 are connected, as shown in Figure 7-2.
- 1) Starting with state 000, write the sequence of states on Q2 Q1 Q0 for the next 8 clock ticks for the circuit. (4')



A 2₽	A1₽	A0₽	D1.	D0 <i>₽</i>
0.₽	0₽	0₽		
0.₽	0.₽	1.0		7
0.₽	1 €	0.₽	_	
0.₽	1 €	1.0	_	
1.0	0.₽	0₽	_	
1₽	0.₽	1₽	_	
1.0	1₽	0.₽	_	
1.0	1₽	1₽	_	

