Lab4: Cachelab

CSE4009: System Programming

Woong Sul

Overview

- Fetch the handout from hconnect
- Place and extract the handout file
- Complete your assignment
- Push your final source files to hconnect

Goal

- Understanding the basic concepts of cache organization
- Understanding how cache memories affects the performance

1. Download the handout file

Check the handout file assigned to you\$ git pull origin

```
[wsul@splab2022012345:~/Projects/evals/12843/2022_cse4009_201220789$ git pull origin
Already up to date.
    wsul@splab2022012345:~/Projects/evals/12843/2022_cse4009_201220789$
```

2. Extract handout

- Check your files (6 files)
 - README
 - Makefile
 - cachelab.c, cachelab.h: required files for your cache simulator
 - **e)csim.c:** your cache simulator (incomplete)
 - csim-ref: the reference binary for csim.c ______o似处 想觉 如意..
 - trans.c: your matrix transpose function (incomplete)
 - test-csim: Tests your cache simulator
 - test-trans: Tests your transpose function
 - tracegen.c: Helper program used by test-trans
 - Trance: Trace files used by test-csim.c

3. Complete your cache simulator

- The main function is almost empty...
 - Fill the required stuffs that works properly as a cache simulator

```
1 #include "cachelab.h"
2
3 int main()
4 {
5     printSummary(0, 0, 0);
6     return 0;
7 }
```

- printSummary placed at cachelab.c
- getopt() is very useful to passing parameters
 - -v: memory trace info
 - -s: number of set
 - -E: associativity
 - -b: number of block bits (B=2^b is the block size)
 - -t <trace file>
 - test-trans.c and tracegen.c have examples for this function

3. Complete your cache simulator (Cnt'd)

- Test your cache simulator
 - make csim
 - Trace files show operations, address, size
 - L: load, S: store, M: load and store, I: instruction (ignore)
 - Check the cachelab-handout.pdf (in LMS)


```
wsul@splab2022012345:~/Projects/labs/cachelab/src/cachelab-handout$ cat traces/yi.trace
L 10,1
M 20,1
L 22,1
S 18,1
L 110,1
L 210,1
M 12,1
```

Compare the result from both csim and sim-ref

```
wsul@splab2022012345:~/Projects/labs/cachelab/src$ ./csim -s 4 -E 1 -b 4 -t traces/yi.trace
hits:4 misses:5 evictions:3
wsul@splab2022012345:~/Projects/labs/cachelab/src$ ./csim-ref -s 4 -E 1 -b 4 -t traces/yi.trace
hits:4 misses:5 evictions:3
wsul@splab2022012345:~/Projects/labs/cachelab/src$
```

4. Complete your transpose function

- You have an empty function
 - to minimize cache misses (given s = 5, E = 1, b = 5)
 - with up to (12 local int variables (not arrays)
 - without recursion



```
E 1 3.
```

```
15 /*
16 * transpose_submit - This is the solution transpose function that you
17 * will be graded on for Part B of the assignment. Do not change
18 * the description string "Transpose submission", as the driver
19 * searches for that string to identify the transpose function to
20 * be graded.
21 */
22 char transpose_submit_desc[] = "Transpose submission";
23 void transpose_submit(int M, int N, int A[N][M], int B[M][N])
24 {
25 }
```

- make test-trang tracegen
 - You may need valgrind # sudo apt-get install valrind

5. Tests

Cache simulator

```
linux> ./csim -s 1 -E 1 -b 1 -t traces/yi2.trace
linux> ./csim -s 2 -E 1 -b 4 -t traces/dave.trace
linux> ./csim -s 2 -E 2 -b 4 -t traces/trans.trace
linux> ./csim -s 5 -E 1 -b 4 -t traces/long.trace
```

Transpose function

```
linux> make
linux> ./test-trans -M 32 -N 32
Step 1: Evaluating registered transpose funcs for correctness:
func 0 (Transpose submission): correctness: 1
func 1 (Simple row-wise scan transpose): correctness: 1
func 2 (column-wise scan transpose): correctness: 1
func 3 (using a zig-zag access pattern): correctness: 1
```

Or...

```
linux> python3 ./driver.py - 201 5155
```

6. Submission

■ You are supposed to submit **csim.c** and **trans.c** file to hconnect

Good Luck!