

20-09-08

16 bit microprocessor 8086


Q.1 List the features of CLK generator IC 8284

- Ans
- i) It generates CLK READY & RESET Signal for up
 - 2) CLK frequency is $\frac{1}{3}$ rd of Crystal frequency
 - 3) CLK frequency can be generated by using external function / freq generator
 - 4) It provides the CLK frequency half of the CLK o/p signal at PCLK pin
 - 5) It provides Synchronisation signal (SYNC) which synchronises multiple 8284 IC's in a system.

Q.2 Show interfacing of 8086 in max^m mode & explain

- Ans
- The fig below shows the diagram of the 8086 sys in max^m mode
 - Note the use of the bus controller IC 8288 along with the other support chips.

- Additional circuitry is required to translate the control signals. The additional circuitry converts the status signals (A2-A8) to P/I/O & memory transfer signals. The Intel 8288 bus controller is used for this purpose. It generates the control signal req to direct the data flow & for controlling latches 8282 & transistors.
- P/I generates the signal MRDC, MWRC, A1OWC, A1WIC, T0WC, Signal.
- The MRDC & MWRC are memory read & memory write Command signals which instruct the memory to accept or send data on data bus.
- The T0RC & T0WC are P/I read command & write command. They instruct the P/I device to read or write data to & from address port on data bus.
- The A1OWC & A1WIC are advanced P/I/O write command & advanced memory write command signal. They are similar to T0WC & MWRC except they are activated one clock signal earlier to T0WC & MWRC Signal.



Minimum mode (bit machine cycle)

- i) - A write cycle also begins with the assertion of ALE & the emission by the address
- ii) The signal is again asserted (start) to indicate a memo or I/O write operation

3) In the T_2 immediately following the address emission the processor emits the data to be written into the addressed location. This data remains valid until the middle of T_4 .

4) During T_2 , T_3 & T_4 the processor asserts the writes control signal \overline{WR} . The (\overline{WR}) asserted signal becomes active at the beginning of T_2 as opposed to the read which is delayed somewhat into T_2 to provide time for the bus to float.

5) The BHE & A_0 signals are used to select the proper byte of the memory. To word to be read or written according to the following

BHE	A_0	CHARACTERISTICS
0	0	Whole word
0	1	Upper byte from/to odd addr
1	0	Lower byte from/to even addr
1	1	None

Q.1 Draw the register structure of 8086 & explain func of each register

Ans.

AH	AL		
BH	BL	ES	
CH	CL	CS	Flag
DH	DL	SS	Register
BP		DS	
BP		IP	
SI			
DI			

The register of 8086 are divided into three groups according to their func.

i) Data group:

The data group consist of 4 16-bit general purpose registers Ax, Bx, Cx & Dx. These registers can be used to store both operand & results & each of them can be access as a whole 16-bit register or two 8-bit registers separately as follows.

16-bit	8-bit high order	8-bit low order
Ax	AH	AL
Bx	BH	BL
Cx	CH	CL
Dx	DH	DL

ii) Pointer group:

The following 5 register are in a group of pointer & index register:

IP (Instruction pointer)

SP (Stack pointer)

BP (Base pointer)

SI (Source index)

DI (Destination index)

iii) The register IP & SP are essentially the program counter & stack pointer physical address but effective instruction & stack address is formed by adding the contents of these registers to the contents of code segment or stack segment register respectively.

iv) Base pointer is the base register for accessing the stack & may be used with other registers or displacement is part of instruction.

v) The SI & DI registers are for indexing. These registers together with DS & ES are used for performing string operation. The actual string address is computed by adding the content of SI & DS.

The actual destination filing address is computed by adding the content of DI & FS.

3) Segment group:

There are 4 Segment register in 8086

i) CS (Code Segment)

The func of CS reg is to store the starting or effective address for code seg

ii) DS (Data Segment)

The func of DS reg is to store the starting address of Data Seg

iii) ES (Extra Segment)

The func of ES reg is to store the starting address of Extra Seg

iv) SS (Stack Segment)

The func of SS reg is to store the starting address of Stack segment

15 - 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
X	X	X	X	OF	DF	IF	TF	SF	ZF	X	AF	X	PF	X	CF

4) Carry flag (CF):

An addition causes three flag to be set when there is a carry out of the NSB & Subtraction causes it to be set if a borrow is needed

5) Parity Flag (PF):

It is set to 1 if the lower order 8 bit of the result contains an even no of 1's otherwise it is cleared

6) Zero flag (ZF):

It is set to 1 if the result is zero otherwise it is cleared

7) Sign Flag (SF):

The sign flag holds the arithmetic sign of the result after arithmetic or logical operation. If the sign flag = 1 the no is

The flag register of 8086 is as follows

considered as -ve no & if Sign flag = 0
the result is +ve. Left most bit of
the no indicates sign of no.

5) Trap flag (TF):

If trap flag is set it initializes the program
execution in single stepping mode.

6) Interrupt flag (IF):

The interrupt flag controls the operation of
INTR i/p pin. If IF=0 the interrupt pin
is disabled, if IF=1 it is enabled.

7) Direction flag (DF):

Direction flag selects either Incr / decr
mode for the DI & SI register during
string instruction, if DF=0 the reg are
automatically incremented & if DF=1 it is
decremented.

8) Overflow flag (OF):

Overflow indicates that the result has exceeded
the capacity of the machine.


Q. Auxiliary Carry flag (AF):

It is set if there is a carry out of bit
D3 during an addition or borrow during
Subtraction. So this flag is used exclusive
for BCD arithmetic.

Q.5 Explain memory pointer, queue & segmentation in 8086 CPU?

Ans: Memory pointer: Ans is same as the
ans of pointer group.

Queue:



While the execution unit is decoding an
instruction or executing an instruction
which does not require use of buses,
the bus interface unit fetches upto


6 instruction bytes for the following instr. The bus interface unit stores this preferred byte in a 1st in 1st out register set called a queue when the execution unit is ready for its next operation. It simply reads the instr byte from the queue. This is much faster than sending out an address to the bus memory & waiting for memory to send back the next instr byte or bit. Except in the case of jump & call instr where the queue must be dumped & then reloaded starting from a new address. This preferred & queue scheme greatly speeds up processing fetching the next instr while the current instr is called pipelining.

Segmentation:

In 8086 the actual address line is 20 bit hence the physical memory available in 8086 is 1 MB but while programming we can use only 16 bit

address bus line by using this 16 bit address lines the max memory we can use is $2^{16} = 64 \text{ KB}$. Hence to utilize total 1 MB of memory by using 16 address lines the total memory is divided into no of segments each of size 64 KB thus total is no of segments available in 8086. These are referred as segmentation. They are divided in 4 types CS, DS, SS & ES.

Cs seg holds the prog inst code. The data seg holds data for prog. The extra seg is an extra data seg. The stack seg is used to store interrupt & sub routine return address.



Q.6 Mention default Seg base & offset pair reg mention the use of all Seg base register?

Ans. The default Seg base & offset pair reg are given as follows

Segment	Offset	Special Purpose
CS	IP	Instruction address
SS	SP or BP	Stack address
DS	Bx, SI & DI 8 bit or 16 bit no	Data
ES	DI for string instr	String destination address

Q.7 List any 8 features of 8086

Ans.

- Provides 20 bit address line so 1 MB memory can be addressed
- Multiplex 16 bit address & data bus to minimize no of pins on IC

(3) Operating clock freq are 5 MHz, 8 MHz & 10 MHz

(4) Arithmetic operation can be performed on 8 bit or 16 bit signed data including multiplication & division

(5) Can operate in single processor & multi processor config

(6) The instr set is powerful, flexible & can be programmed in high level language like C

(7) Provides 256 type of vectored &/w interrupt



(8) Provide 6 byte instruction queue for pipelining of instr execution

(9) Operates in max^m & min^m mode

(10) Supports multiprogramming

Q.8 Describe the function of bus controller 8288 with diagram.

ans



The 8288 bus controller is a 20 pin bipolar IC. It is used in the max mode config of 8086. The 8288 bus controller accepts the S_0 , S_1 & S_2 pins of 8086 & generates the command ctrl & timing.

16 bit microprocessor 8086

Q.1 List the features of clk generator IC

Ans 8284

- i) It generates CLK Ready & RESET signal for up
- ii) CLK frequency is 1/3 rd of Crystal frequency
- iii) CLK frequency can be generated by using external function / freq generator
- iv) It provides the CLK frequency half of the CLK O/P signal at PCLK pin
- v) It provides Synchronisation signal (SYNC) which synchronises multiple IC's in a system.

Q.2 Show interfacing of 8086 in max^m mode & explain
Ans • The fig below shows the diagram of the 8086 sys in max^m mode.
• Note the use of the bus controller IC 8288 along with the other support chips.

Signal at its o/p it also provides the bipolar bus drive capability & optimise the sys performance

i) Vcc :- +5V supply

ii) GND :- Ground

iii) S_0, S_1, S_2 :- Status I/O pins. These pins are the status I/O pins from the 8086 processor. The 8288 drives these I/O's to generate command & ctrl signals at the appropriate times. When the pins are not in use they are all high.

iv) CLK :- This is a CLK signal from 8284. CLK generator & serves to establish when ctrl & ctrl signals are generated

v) ALE :- (Address latch enable)

This signal is active high & latching occurs on the falling transition. ALE is intended to use with transparent R type latches.

6) DEN :- (Data Enable) This Signal
Serves to enable data transmission
on the either local or 16 data bus.
This signal is active high.

7) DT/R :- (Data transmit / receive)
These signal establishes the direction
of data flow through the transceiver
& high on these line indicates
transmit & low indicates receive.

8) AEN (address enable) :- It enables
cmd o/p of the 8288 bus driver
at least 105 ns after it becomes
active low. AEN going inactive
immediately disable the cmd o/p
drivers. AEN does not affect the IO
cmd lines if the 8288 is in the
IO bus mode.

9) CEN (Cmd enable) :- When this Signal
is low all 8288 cmd o/p & the
DEN & PDEN o/p are forced

Q.9 List importance of max^m mode of 8086 based sys

- ans (i) If MN/MX pin is connected to ground logic 0, then the processor operates in the max^m mode.
- (ii) Max^m mode config is a bit complex & it is preferred for the multiprocessor environment, that means when more than one processor are being used simultaneously in same sys

3) In this mode pin 24 to 31 will have func described by the mnemonics written next to the pins

4) For pins 26, 27 & 28 now works as S₀, S₁ & S₂ resp. There are ctrl bus signal

5) The ctrl signal in the encoded form is sent out by the 8086 in the max^m mode on these lines. The external bus controller decodes these signals to develop ctrl signal req. for the operation of two or more processor sharing the same bus

Q.10 List significant diff b/w min^m & max^m mode operation of 8086.

Describe under what situation

max^m mode operⁿ is useful?

Ans i) The mode of operⁿ i.e. max^m mode; min^m mode can be selected by using pin 33 MN/M_X. The sys sys operates in the min mode by default just on

if MN/MX pin is grounded, the sys operates in max mode

2) When only one CPU is to be used in a sys. It is used in min mode. In the min mode CPU issues ctrl signals that are req by the memory & I/O devices.

For a sys the CPU operates in max mode. In max mode the ctrl signals are issued by the intel 8288 bus controller.

3) The pins 24 to 31 have alternate functions when the CPU operates in max & min mode. The pins used in min mode are M/I/O,

INTA, ALE, HOLD, HLDA, DI/R, DEN

The pins used in max mode are

S₂, S₁, S₀, LOCK, Q5, Q30, RQ, G10

4) Min mode operation is less expensive.

because all the memory & I/O ctrl signals are generated by the CPU itself.

In max mode we req external bus ctrl like 8288 that generates the ctrl signal.

"Min" mode read cycle.

- 1) In min mode, the MN/MX pin is strapped to V_{CC}.
- 2) If read cycle begins in Q with the assertion of the addr latch enable (ALE) signal. The trailing edge of this signal is used to latch the address into which is valid on the local bus at this time into 8288/8283 latch.
- 3) If PHE & A₀ signal assert the low, high or both busses.
- 4) From Q to P₄ the M/R signal indicates a memory or IO operation. If P₂ addr is removed from the local bus, the bus goes to a high impedance state.
- 5) If read ctrl signal is also assert at the Q, the RD signal cause the address device to enable it's data bus drive to the local bus.

6) Some time later valid data will be available on the bus & the address device will drive the READY & HIGH.

7) When the processor returns the read signal to a high level address, receiver will again S state its bus drive.

Q.12 Define logical address & physical address. Explain the addr generation process in 8086 if Q3=3458H & SI=13DCH, calculate physical addr


ans logical address :-

If Segment register are used to hold 16 bit of starting address of a memory seg. This add is called as logical address

Physical address :-

The address outputted by bus interface unit is 20 bit & is calculated by inserting a zero at the end of offset address & adding it in logical address. The 20 bit address is called as physical address.

Address generation process :



The segment register of 8086 act as a base register. They point out the starting address of various memory segments. The registers CS, DS, BP, SI, DI are only 16 bit wide & therefore effective address has only 16 bit. On other hand the address put on the address bus called the physical address that contains 20 bit. The extra 4 bit are obtained by adding the effective address to the content of one of the Seg register.
eg : If CS = 1234H & IP = 341B H then the next inst will be fetched from 341B + 1234H = 465BH

DS = 3458H & SI = 130CH
34580
130C
3595C ... 20 bit physical address

- Q14 List four advantages of Segmented memory
- ans i) Allow the memory capacity to be 1 MB even though the address associated with the individual instr are only 16 bit wide.
- 2) Allow the instr, data or stack portion of a prog to be more than 64 kb long by using more than one code or stack segment
- 3) Facilitate the use of separate memory for prog, it's data & the stack
- 4) Permit a prog &/or it's data to be put into diff areas of memory, each time the program is executed

INSTRUCTION SET

Q.1 Select instruction for each of the following

i) Rotate register BL left 4 times

Ans: ROL BL, 04H

2) Multiply AL by 05

Ans: MOV BL, 05H

MUL BL

3) Signed division by BL & AL

Ans: DIV BL

4) Move 1000H to Register BX

Ans: MOV BX, 1000H

Q.2 List addressing modes of 8086 with examples

Ans

i) Immediate addressing mode:

The [data] datum (operand) is either 8 bit or 16 bit long & is the part of instruction.

Datum

Eg: MOV AL, 22H

MOV BH, 15H

MOV AX, 1000H

Eg:
 8086 routine to convert ASCII code byte to EBCDIC equivalent
 : ASCII code byte in AL or SI
 : EBCDIC code in AL or DI
 MOV BX: OFFSET EBDCDIC TABLE
 : Point BX at start of EBDCDIC table in DS
 XLAT : Replace ALII to AI with
 EBDCDIC from table

- i) XCHG:
- (a) XCHG instr. exchanges the content of a register with the contents of another register or with content of memory location
- (b) XCHG cannot directly exchange the content of 2 mem location. 2 mem location can be specified as the source or as destination. By any of the 84 addressing mode. The source & destination must both be words or they must both be byte. The segment register cannot be used for the push. No flags are affected by this instr.

eg:
 XCHG AX,DX : Exchange words in AX with words in DX

Ques:
 i) ASCII code
 ii) SI or DI
 iii) EBDCDIC TABLE
 iv) SL with
 v) DS

- Q5 Which instruction are used for stack access? Illustrate the use of any one?
 Ans: Instr used for stack access are as follows:
 1) PUSH
 2) PUSHF
 3) POP
 4) POPF

PUSH:
 The push instr decrements the stack ptr by 2 & copies a word from a specified source to the location in the stack segment where the stack ptr then points. The source of word can be a general purpose reg, segment reg or memory. The stack seg reg & the stack ptr must be initialized before the instr can be used. Push can be used to save data on the stack so that it will not be destroyed by a procedure. It can also be used to put data on the stack so that the procedure can access it.
 eg: PUSH BX: Decrement stack ptr by 2.
 Copy BX to stack

	Page No.	Date
Op. 6		
Name different type of jump inst used in 8086 assembly language prog. Give 4 diff. bit patterns for each & initial Seg type of jump. describe each with CG.		
Ans.		
JNC	Function	Condition
JAE/JNBE	Jump if above / Jump if not below or equal	OF = 0 ZF = 0
JAE/JNB	Jump if above or equal is not below	CF = 0 ZF = 1
JBS/JC	Jump if below / Jump if not above or equal / Jump if Carry	CF = 1 ZF = 0
JBE/JNA	Jump if below or equal / Jump if not above	CF = 1 ZF = 1
JG/JNLG	Jump if greater / jump if not less than or equal	CF = 0 ZF = 0
JLE/JNG	Jump if less than or equal / Jump if not equal	ZF = 1 ZF ≠ 0
JL/JNGE	Jump if less than / Jump if not greater than or equal	ZF ≠ 0

jump inst used
 prog. Give
 init Seg-type
 Eg.

	Condition
$\Sigma F = 0$	
$\Sigma F \neq 0$	
$\Sigma F = 0$	
$\Sigma F = 1$	
$\Sigma F = 0$	
D	$\Sigma F = 1$
	$\Sigma F = 1$
$\Sigma F = 0$	
$\Sigma F = 0$	
$\Sigma F = 1$	
$\Sigma F \neq 0$	
Eg:-	
	$\Sigma F = 1$
	$\Sigma F \neq 0$
	$\Sigma F \neq 0$

Data	Code
Inter Segment	Intra Segment
i) This seg jump from 1 Seg to another or it jumps outside of the present segment	It's seg jump within one seg or it jump in present Segment
ii) It is far jump	It is near jump
iii) More memory is req.	less memory is req.
iv) If it is declared in diff Seg then the seg where the main prog is stored	If it is declared in same Seg where the main prog is stored
5) CALL & RET are interseg	Jump uncondit are intraseg
Eg:- Code Segment	Code Segment
Jump label	LABEL
CALL	JUMP LABEL
ENDS	ENDS
Code Segment	Code Segment
LABEL	LABEL
ENDS	ENDS

(Q. 7) Write notes for following
 i) Completeness
 ii) Set interrupt flag
 iii) Swap the lower nibble content of DL reg

ans

- 1) Complementary Carry flag
CMC (Complementary carry)
- 2) Get interrupt flag
991 (Get interrupt)
- 3) Swap lower & upper nibble
content of DL reg
MOV AL,DL
ROL AL,04H

Q 8 With suitable eg. describe the use of DAA instructions of 8086.
Ans. DAA:

This instruction is used to make sure the result of adding two packed BCD numbers is adjusted to be a legal BCD number. The result of the addition must be in AL for DDA to work correctly. If the lower

- 8 Upper
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23
- 24
- 25
- 26
- 27
- 28
- 29
- 30
- 31
- 32
- 33
- 34
- 35
- 36
- 37
- 38
- 39
- 40
- 41
- 42
- 43
- 44
- 45
- 46
- 47
- 48
- 49
- 50
- 51
- 52
- 53
- 54
- 55
- 56
- 57
- 58
- 59
- 60
- 61
- 62
- 63
- 64
- 65
- 66
- 67
- 68
- 69
- 70
- 71
- 72
- 73
- 74
- 75
- 76
- 77
- 78
- 79
- 80
- 81
- 82
- 83
- 84
- 85
- 86
- 87
- 88
- 89
- 90
- 91
- 92
- 93
- 94
- 95
- 96
- 97
- 98
- 99
- 100

- Q 1) use of
SCE
- CIE
- St
- de
- P 3) BCD
- P 3) legal
- P 3) the
- P 3) FBI DNA
- P 3) the lower

Nibble in AL after addition is greater than 9 or AF was set by the addition then the DAA result will add 6 to the lower nibble in AL if the result in the upper nibble of AL is greater than 9 or if the carry flag was set by the addition or subtraction then DAA instruction will add 64 to AL

$$BL = 0011 \quad 0101 = 35 \quad BCD$$

~~ADD AL, BL AL = 1000 110 = 8FH~~

QAA: add 0110 because $1110 > 9$

$$AL = 1001 \quad 0100 = 94 \text{ BCD}$$

$$AL = 1001\ 0100 = 44 \text{ BCD}$$

The DAA instr updates AF, CF, PF & ZF
OF is undefined after a DAA instr

Q9: Describe with eg two comparing instr of 8086 up

Ans: CMPS:
A string is a series of the same type of data item in sequential memory location.
The CMPS instruction can be used to compare a byte in one string with a byte in

another string or to compare a word in one string to word in another string.
SI is used to hold the offset of a byte or a word in the source string & DI is used to hold the offset of a byte or a word in the string. The comparison is done by subtracting the byte or word pointed to or by DI from the byte or word pointed by SI. The AF, CF, OF, DF, SF & ZF flags are affected by comparison. After the comparison SI & DI will automatically be incremented or decremented to point the next element in the string.

CMP:
This instruction compares a byte from the specific source with a byte from the specified source with a word from the specified destination. The source can be an immediate number, a reg or a memory location specified by one of the 24 addressing modes. The destination can be a reg or memory loc however

- Q10 Ans:
 - word in string.
 - If a byte
 - & DI is
 - byte or a
 - word in the
 - string is
 - byte or word
 - the byte
 - the AF, CF,
 - affected by
 - incrementing SI
 - incremented
 - next element

- Q11 Ans:
 - In the Specific
 - Specified
 - Specified
 - on
 - a memory
 - of the
 - destination
 - loc however

The source & destination cannot both be mem location in the same inst. the byte or word from the destination byte or word. The source & destination are not changed but the flags are set to indicate the result of the comparison. AF, OF, SF, ZF, PF & CF are updated by this inst.
eg:
CMP BX, 0100H
CMP 0100

Q10 Ans: Explain LEA Instruction.

This instruction determines the offset of the variable or memory location named as source & put the offset in the indicated 16 bit reg. LEA changes no flag.

cg:
LEA BX, Prices : Load BX with offset of prices DS

Q11 Ans: Compare the following 8086 instr
i) DAA & TEST
ii) AAA & DAA

Page No. _____
Date _____

- Ques:** AND TEST
- Q1 AND the operand** to update flags
 - This flags are affected** but can't store the result of corresponding word of two number is stored in destination.

- | | |
|-----------------------------------|----------------------|
| AAA | DAA |
| i) ASCII adjust for addition | Decimal adjust cycle |
| ii) Q1 is only for ASCII addition | BCD addition |

- Q2:**
- Q1 AND the operand** to update flags
 - Flags are affected** but can't store the result of corresponding word of two number is stored in destination.

- | | |
|----------------------|----------------------|
| DAA | Decimal adjust cycle |
| i) only for addition | BCD addition |

Q3 Ans:		Distinguish b/w 8085 & 8086 imp.	
8085	8086	Q1 is on 8 bit imp.	Q1 is 16-bit imp
ii) Q1 has 8-bit data bus	Q1 has 16-bit data bus	iii) Q1 has 8-bit flag register	Q1 has 16-bit flag register
iv) Q1 has 16-bit address bus	Q1 has 20-bit address bus	v) Provides 2 level interrupt	Provides 1 level interrupt
vi) 64 KB of add'l space	1 MB of add'l space	vii) Doesn't req. extra CLK generator	Q1 req. external CLK generator
viii) Max CLK freq. is 3 MHz	CLK freq. is 5 MHz		

Q17 Write an ALP to Convert hex to BCD

Ans (START)

Take no to be converted in AL

Add 00H to the number

Convert no to BCD

Store Result in AL

(STOP)

Assume CG:Code

DG:Data

Code Segment

MOV AX, data

MOV DS, AX

MOV AL, 00H

MOV CL, 08H

UP: RCL D1, 08

JC DOWN

A: DEC CL

JNZ UP

Q17
DOWN
To BCD

in AL

over

Q18

Ans

MOV RESULT, AL

JMP XYZ

DOWN: ADD AL, 01H

JMP A

ENDS

Data Segment

RESULT clb (9)

ENDS

END

Q18 Draw flowchart & write an ALP to convert BCD to HEX

Ans

(START)

Take the no in AL

Multiply the lower nibble with 10¹

Multiply the upper nibble with 10⁴

Add both the number

Store Result

(STOP)

Assume CS : Code
Assume DS : Data
Code Segment:
MOV AX, Data
MOV DS, AX
MOV AL, 56H
MOV BL, 01H
MUL BL
AAM
MOV CL, AL
MOV AH, AL
MOV BL, 0AH
MUL BL
ADD AL, CL
MOV Result, AL
ENDS
END

Q.19 Describe following assembler directive

i) ASSUME & ii) EVEN

Sols

i) ASSUME:

The assume directive is used to inform the assembler, the names of the logical segment to be assumed for different

Segments used in the prog in assembly language prog each segment given the name code Data Seg given the name Data

ii) EVEN:

The assembler, while translating the assembling procedure of any prog, init a loc counter & goes on updating it as the assembling proceeds.

The EVEN directive updates the location counter to the next even address if the current location counter contents are not even, & assign the following routine or variable or constant to that address.

iii) directive

used to inform of the logical for different

Q.12 Explain the assembler directive DB, DUP, RW & ENDS.

Ans * DB : Defining doubleword

The DB directive is used to declare a variable of type doubleword or to reserve memory location which can be access as type double word.

* ENDS : End Segment

This directive is used with the name of a segment to indicate the end of that logical segment. ENDS is used with the SEGMENT directive to 'bracket' a logical Seg containing instr of data.

Code Segment : Start of logical Segment Containing Code.

Code ENDS : End of Seg named END

* RW : Defining word

The RW directive is used to tell the assembler to define a variable of type word or to reserve storage location of type word in memory.


eg:
THREE_LITTLE_WORDS DW
1034H, 8456H, 5678H:
declare array of 3 word & init with
specified value

* DUP:
Syntax: 10 DUP (0)
This directive allocate the no of memory
location. the no of mem location is
counted by multiplying the decimal
no given before the DUP directive
with the data directive type

eg:
MSG db 10 DUP (0) - allocate 10x1
byte = 10
mem loc.
MSG dw 100 DUP (0) - allocate
100x2 byte
= 200 memo loc.

Q.18
Ans

Write an ALP to multiply two 16 bit
BCD no.



DAA
MOV Result 1, AL
MOV AL, DL
ADD AL, CL

DAA
MOV Result 2, AL
MOV AL, DH
ADD AL, CL

DAA
MOV Result 3, AL

Ends
End

Data Segment
num 1 dw (1234H)
num 2 dw (5678H)
Result db (?)
Result 1 db (?)
Result 2 db (?)
Result 3 db (?)
Ends
End

Q.14 What are assembly directive? Write abt any 1 in brief.
Ans Assembly directive are the instruction which gives direction to the assembler DW:

The DW directive is used to tell the assembler to define a variable of type word or to reserve storage location of type word in memory.

cg THREE LITTLE WORDS

1234H, 8456H, 5678H
declare array of 3 word & init with specified value.

Q.15 Using assembly directive write one ALP to multiply two unsigned 16 bit number ? State clif biwn mul & imul instruction.

Ans Assume CS:Code
DS:Data

Code Segment
Mov AX, data
Mov ds, AX

```

MOV AX, num1
MOV BX, num2
MUL BX
MOV Result, AX
ends
Data Segment
num1 dw 0008H
num2 dw 0002H
Result dw (?)
```

- | | |
|--|---|
| MUL | IMUL |
| i) This instruction is used for unsigned multiplication. | This instruction is used for signed multiplication. |
| ii) Shows unsigned result. | Shows signed result. |
| iii) It does not represent the signed magnitude in any register. | It represents the signed magnitude. |
| iv) Signed flag is not reflected. | 4) Sign flag is reflected. |

Q76

ans

UP:

A:

DOWN:

Q76

Write an ALP to count the number of one's in register DL
Assume CS: Code DS: Data

```

Code Segment
MOV AX, data
MOV DS, AX
MOV AL, 00H
MOV CL, 08H
UP: RCL DL, 0
JC Down
A: DEC CL
JNZ UP
MOV Result, AL
JMP XYZ
DOWN: ADD AL, 01H
JMP A
Ends
Data Segment
Result db (?)
```

```

Assume CS : Code
Assume DS : Data
Code Segment
MOV AX, Data
MOV DS, AX
MOV AL, 56H
MOV BL, 01H
MUL BL
AAM
MOV CL, AL
MOV AL, AH
MOV BL, 0AH
MUL BL
ADD AL, CL
MOV Result, AL
ENDS
END

```

Q.19 Describe following assembler directive

i) ASSUME & ii) EVEN

Sols

i) ASSUME:

The assume directive is used to inform the assembler, the names of the logical segment to be assumed for different

Segments used in the program assembly language prog each segment given the name code, Data Seg given the name Data

ii) EVEN:

The assembler, while translating the assembling procedure of any prog, will a loc counter & goes on updating it as the assembling proceeds.

The EVEN directive updates the location counter to the next even address if the current location counter contents are not even, & assign the following routine or variable or constant to that address.

Q.2
Ans

Defining macros with eg ?
When the repeated group of instruction
is too short or not appropriate to be
written as a procedure we use a macro.
A macro is a group of instr we bracket
& give a name to the start of our prog
Each time we call the macro in our prog
the assembler will insert defined group
of instr in place of the 'Call'. In other
word the macro call is like shorthand
expression which tells the assembler
Every time you see a macro name in a
prog replace it with the group of instr
defined at the start of macro the
prog. An input is that the assembler

generates machine code for the group of instr each time the macro is called. replacing the macro with the instr it represents is commonly called expanding the macros. since the generated machine code are right in-line with the rest of the prog. the processor does not have to go off in a proc & return. Therefore using a macro avoids the overhead time involved in calling & returning from a procedure. A disadvantage of generating in-line code each time a macro is called is that this will make the prog take up more memory than using a proc.

Eg:

PUSH ALL MACRO

PUSHP

PUSH AX

PUSH BX

PUSH CX

PUSH DX

PUSH BP

PUSH SI


PUSH DI

using
dress.

Q.2 Why is 8086 memory set up as odd & even memory bank?

Ans In memory the data storage capacity per location is 8 bit but 8086 is 16 bit up. i.e. It's data bus is 16 bit D₀ - D₁₅ hence to store the 16 bit data normally it may req. 2 mem locations which is done in two-machine cycle. To make it possible to read or write a word with 1 machine cycle. The memory for an 8086 is set up as two banks of 512 K bytes each.

1 memory bank contains all byte which have even address such as 00000, 00002, & 00004. The data line of this bank are connected to the upper 8 data lines D₈ through D₁₅ of 8086. Address line A₀ is used as part of the enabling for memory device in the lower bank. Any address memory device in this bank will be enable when add line A₀ is low as it will be for any even address line. A₁ through A₁₉ are used to select the desired memory device in the bank.



- Q.3 Difference b/w Memory mapped I/O & I/O mapped I/O
- Ans 1) I/O & memory devices are treated as memory devices
 - 2) Control Signal for memory as well as I/O devices are MREQ & MERR
 - 3) All memory related pins are used to access I/O devices
 - 4) Data transfer is possible between any register & I/O devices
 - 5) Address decoding logic is complicated & expensive
 - 6) 8086 can access 1 MB max I/O devices of memory as address's space is shared so total 170 of I/O port & mem location should not be more than 1 MB
 - 7) I/O devices & mem address is 20 bit as I/O device are treated as memory