Leaky Processors: Stealing Your Secrets with Foreshadow


Jo Van Bulck

☆ imec-DistriNet, KU Leuven
☐ jo.vanbulck@cs.kuleuven.be
ヺ jovanbulck




OWASP BeNeLux-Days, November 30, 2018


Secure program: convert all input to expected output




Buffer overflow vulnerabilities: trigger unexpected behavior




Safe languages & formal verification: preserve expected behavior



Side-channels: observe *side-effects* of the computation



Evolution of "side-channel attack" occurrences in Google Scholar






CPU cache timing side-channel



Cache principle: CPU speed ≫ DRAM latency → *cache code/data*






CPU cache timing side-channel




Cache miss: Request data from (slow) DRAM upon first use





CPU cache timing side-channel




Cache hit: No DRAM access required for subsequent uses










end timer


```
if secret do
                         secret=1. load 'a' into cache
    maccess(&a);
else
    maccess(&b);
                                           cache miss
endif
flush(&a):
                              CPU + cache
                                                       DRAM memory
start timer
   maccess(&a);
```



```
if secret do
    maccess(&a);
else
    maccess(&b);
                                              cache miss
endif
                       cache miss
flush(&a):
                                CPU + cache
                                                          DRAM memory
start timer
   maccess(&b);
                           slow\ access(\&b) \rightarrow secret=1
end timer
```


A primer on software security (revisited)

Side-channels: observe *side-effects* of the computation




A primer on software security (revisited)

Constant-time code: eliminate *secret-dependent* side-effects




A primer on software security (revisited)

Transient execution: HW optimizations do not respect SW abstractions (!)





Out-of-order and speculative execution




```
int area(int h, int w)
{
  int triangle = (w*h)/2;
  int square = (w*w);
  return triangle + square;
}
```

Key **discrepancy**:

• Programmers write sequential instructions

Out-of-order and speculative execution




```
int area(int h, int w)
{
  int triangle = (w*h)/2;
  int square = (w*w);
  return triangle + square;
}
```

Key **discrepancy**:

- Programmers write sequential instructions
- Modern CPUs are inherently parallel
- ⇒ Speculatively execute instructions ahead of time

Out-of-order and speculative execution



Key discrepancy:

- Programmers write sequential instructions
- Modern CPUs are inherently parallel
- ⇒ Speculatively execute instructions ahead of time

Best-effort: What if triangle fails?

- → Commit in-order, roll-back square
- ... But side-channels may leave traces (!)



CPU executes ahead of time in transient world

- Success → commit results to normal world ②
- Fail → discard results, compute again in normal world ②



CPU executes ahead of time in transient world

- Success → commit results to normal world ©
- Fail → discard results, compute again in normal world ②



Transient world (microarchitecture) may temp bypass architectural software intentions:







Control flow prediction

Key finding of 2018

⇒ Transmit secrets from transient to normal world



Transient world (microarchitecture) may temp bypass architectural software intentions:







Control flow prediction

Key finding of 2018

⇒ Transmit secrets from transient to normal world



Transient world (microarchitecture) may temp bypass architectural software intentions:







Speculative buffer overflow/ROP







inside[™]



inside™



Unauthorized access

```
Listing 1: x86 assembly
```

Listing 2: C code.



Unauthorized access

Transient out-of-order window

Listing 1: x86 assembly. Listing 2: C code. meltdown: void meltdown(oracle array // %rdi: oracle uint8_t *oracle. // %rsi: secret_ptr uint8_t *secret_ptr) movb (%rsi), %al uint8_t v = *secret_ptr; shl \$0xc, %rax $v = v * 0 \times 1000$: movg (%rdi, %rax), %rdi $uint64_t o = oracle[v];$ 8 } retq



Unauthorized access

// %rdi: oracle

movb (%rsi), %al

shl \$0xc. %rax

// %rsi: secret_ptr

meltdown:

retq

Transient out-of-order window

Exception

(discard architectural state)

Listing 1: x86 assembly.

Listing 2: C code. void meltdown (uint8_t *oracle. uint8_t *secret_ptr) $uint8_t v = *secret_ptr;$ $v = v * 0 \times 1000$: movg (%rdi, %rax), %rdi $uint64_t = oracle[v];$ 8 }




Unauthorized access


Transient out-of-order window

Exception handler

Listing 1: x86 assembly.



oracle array



Mitigating Meltdown: Unmap kernel addresses from user space




OS software fix for faulty hardware (← future CPUs)

Mitigating Meltdown: Unmap kernel addresses from user space



- OS software fix for faulty hardware (→ future CPUs)
- Unmap kernel from user virtual address space
- → Unauthorized physical addresses out-of-reach (~cookie jar)



Gruss et al. "KASLR is dead: Long live KASLR", ESSoS 2017 $[{\rm GLS}^+17]$







inside[™]



inside™

Rumors: Meltdown immunity for SGX enclaves?

Meltdown melted down everything, except for one thing

"[enclaves] remain protected and completely secure"

— International Business Times, February 2018

ANJUNA'S SECURE-RUNTIME CAN PROTECT CRITICAL APPLICATIONS AGAINST THE MELTDOWN ATTACK USING ENCLAYES

"[enclave memory accesses] redirected to an abort page, which has no value"

— Anjuna Security, Inc., March 2018

Rumors: Meltdown immunity for SGX enclaves?





SPECTRE-LIKE FLAW UNDERMINES INTEL PROCESSORS' MOST SECURE ELEMENT


I'M SURE THIS WON'T BE THE LAST SUCH PROBLEM -

Intel's SGX blown wide open by, you guessed it, a speculative execution attack


Speculative execution attacks truly are the gift that keeps on giving.







Intel SGX promise: hardware-level isolation and attestation



Trusted CPU → exploit microarchitectural bugs/design flaws



Building Foreshadow



1. Cache secrets in L1



2. Unmap page table entry



3. Execute Meltdown

Building Foreshadow







1. Cache secrets in L1


2. Unmap page table entry

3. Execute Meltdown


L1 terminal fault challenges




Foreshadow can read unmapped physical addresses from the cache (!)




L1 cache design: Virtually-indexed, physically-tagged




Page fault: Early-out address translation



L1-Terminal Fault: match unmapped physical address (!)



Foreshadow-SGX: bypass enclave isolation



Foreshadow-VMM: bypass virtual machine isolation



1. Cache secrets in L1



2. Unmap page table entry



3. Execute Meltdown



1. Cache secrets in L1



2. Unmap page table entry



Future CPUs (silicon-based changes)



1. Cache secrets in L1



2. Unmap page table entry



3. Execute Meltdown

OS kernel updates (sanitize page frame bits)







1. Cache secrets in L1

2. Unmap page table entry

3. Execute Meltdown

Intel microcode updates

⇒ Flush L1 cache on enclave/VMM exit + disable HyperThreading

Mitigating Foreshadow/L1TF: Hardware-software cooperation

```
jo@gropius:-$ uname -svp.
Linux #41~16.04.1-Ubuntu SMP Wed Oct 10 20:16:04 UTC 2018 x86 64
jo@gropius:~$ cat /proc/cpuinfo | grep "model name" -m1
                : Intel(R) Core(TM) 17-6500U CPU @ 2.50GHz
model name
                                                                    MELTDOWN
                                                                              FORESHADOW
joggropius:~$ cat /proc/cpuinfo | egrep "melldown[lltf" -ml
                : cpu meltdown spectre v1 spectre v2 spec store bypass lltf
bugs
10@gropius:-i cat /sys/devices/system/cpu/vulnerabilities/meltdown | grep "Mitigation"
Mitigation: PTI
jo@gropius:~$ cat /sys/devices/system/cpu/vulnerabilities/lltf | arep "Mitigation"
Mitigation: PTE Inversion: VMX: conditional cache flushes, SMT vulnerable
jo@gropius:-$ ■
```



Some good news?

A lingering risk: Because Foreshadow, Spectre, and Meltdown are all hardware-based flaws, there's no guaranteed fix short of swapping out the chips. But security experts say the weaknesses are incredibly hard to exploit and that there's no evidence so far to suggest this year's chipocalypse has led to a hacking spree. Still, if your computer offers you an urgent software upgrade, be sure to take it immediately.

For the latest intel security news, please visit security newsroom.

For all others, visit the Intel Security Center for the latest security information.

LITE is a highly sophisticated attack method, and today. Intel is not aware of any reported real-world exploits.

https://www.intel.com/content/www/us/en/architecture-and-technology/l1tf.html

Some good news?



Azure confidential computing: Microsoft boosts security for cloud data

Microsoft is rolling out new secure enclave technology for protecting data in use.



By Lam long (September 88, 2017 - \$857 GM) Relife 8510 Lopic Clead.

Some good news?



Azure confidential computing: Microsoft boosts security for cloud data


Microsoft is rolling out new secure enclave technology for protecting data in use.



By Lam long I september 38, 2017 - \$357 GM | 16117 BSD | Topic Clead

Remote attestation and secret provisioning

Challenge-response to prove enclave identity




CPU-level key derivation

Intel == trusted 3th party (shared **CPU master secret**)




CPU-level key derivation

Intel == trusted 3th party (shared **CPU master secret**)




Fully anonymous attestation

Intel Enhanced Privacy ID (EPID) group signatures ©



The dark side of anonymous attestation

Single compromised EPID key affects millions of devices ... ©



EPID key extraction with Foreshadow

Active man-in-the-middle: read + modify all local and remote secrets (!)






Reflections on trusting trust



"No amount of source-level verification or scrutiny will protect you from using untrusted code. [...] As the level of program gets lower, these bugs will be harder and harder to detect. A well installed microcode bug will be almost impossible to detect."

— Ken Thompson (ACM Turing award lecture, 1984)

Research challenges: Universal classification and evaluation



Canella et al. "A Systematic Evaluation of Transient Execution Attacks and Defenses", arXiv preprint [CVBS+18]



Conclusions and take-away

https://foreshadowattack.eu/

Hardware + software patches



• Update your systems! (+ disable HyperThreading)

Hardware + software patches

Update your systems! (+ disable HyperThreading)

- ⇒ New class of transient execution attacks
- ⇒ Importance of fundamental side-channel research
- ⇒ Security **cross-cuts** the system stack: hardware, hypervisor, kernel, compiler, application







References I



C. Canella, J. Van Bulck, M. Schwarz, M. Lipp, B. von Berg, P. Ortner, F. Piessens, D. Evtyushkin, and D. Gruss.

A systematic evaluation of transient execution attacks and defenses. arXiv preprint arXiv:1811.05441, 2018.



D. Gruss, M. Lipp, M. Schwarz, R. Fellner, C. Maurice, and S. Mangard.

KASLR is dead: Long live KASLR.

In International Symposium on Engineering Secure Software and Systems, pp. 161–176. Springer, 2017.



P. Kocher, J. Horn, A. Fogh, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, and Y. Yarom. Spectre attacks: Exploiting speculative execution.

In Proceedings of the 40th IEEE Symposium on Security and Privacy (S&P'19), 2019.



M. Lipp, M. Schwarz, D. Gruss, T. Prescher, W. Haas, A. Fogh, J. Horn, S. Mangard, P. Kocher, D. Genkin, Y. Yarom, and M. Hamburg. Meltdown: Reading kernel memory from user space.

In Proceedings of the 27th USENIX Security Symposium (USENIX Security 18), 2018.



J. Van Bulck, M. Minkin, O. Weisse, D. Genkin, B. Kasikci, F. Piessens, M. Silberstein, T. F. Wenisch, Y. Yarom, and R. Strackx.

Foreshadow: Extracting the keys to the Intel SGX kingdom with transient out-of-order execution. In *Proceedings of the 27th USENIX Security Symposium*. USENIX Association, August 2018.



J. Van Bulck, F. Piessens, and R. Strackx.

Nemesis: Studying microarchitectural timing leaks in rudimentary CPU interrupt logic.

In Proceedings of the 25th ACM Conference on Computer and Communications Security (CCS'18). ACM, October 2018.



O. Weisse, J. Van Bulck, M. Minkin, D. Genkin, B. Kasikci, F. Piessens, M. Silberstein, R. Strackx, T. F. Wenisch, and Y. Yarom.

Foreshadow-NG: Breaking the virtual memory abstraction with transient out-of-order execution.

Technical Report https://foreshadowattack.eu/, 2018.



inside[™]




inside[™]



inside™


Spectre v1: Speculative buffer over-read



• Programmer intention: never access out-of-bounds memory


```
if (idx < LEN)
{
    s = buffer[idx];
    t = lookup[s];
    ...
}</pre>
```

Spectre v1: Speculative buffer over-read




- Programmer intention: never access out-of-bounds memory
- Branch can be mistrained to speculatively (i.e., ahead of time) execute with $idx \ge LEN$ in the **transient world**

Spectre v1: Speculative buffer over-read



- Programmer intention: never access out-of-bounds memory
- Branch can be mistrained to speculatively (i.e., ahead of time) execute with $idx \ge LEN$ in the **transient world**
- Side-channels leak out-of-bounds secrets to the real world

Mitigating Spectre v1: Inserting speculation barriers




• Programmer intention: never access out-of-bounds memory

```
if (idx < LEN)
{


s = buffer[idx];
 t = lookup[s];
 ...
}</pre>
```

Mitigating Spectre v1: Inserting speculation barriers



- Programmer intention: never access out-of-bounds memory
- Insert **speculation barrier** to tell the CPU to halt the transient world until *idx* got evaluated ↔ performance ⓒ

Mitigating Spectre v1: Inserting speculation barriers



- Programmer intention: never access out-of-bounds memory
- Huge error-prone manual effort, no reliable automated compiler approaches yet...



2018-09-18

2018-08-26

2018-08-17

index : kernel/git/torvalds/linux.git

matter w

Lines -274/+795-0/+2-27/+65

Linus To

Linux itemsi source tree

about s	ummary refs log tree commit diff stats	No mis 🗡 Boomkyl		
Age	Commit message (Expand)	Author	Files	1
3 days	Merge git://git.kemel.org/pub/scm/linux/kemel/git/davem/net	III Linus Torvalds	56	
4 days	vhost: Fix Coccre VI vulnerability	Jason Wang	1	
2018-10-1	9 Merge tag 'usb-4.19-final' of git://git.kemel.org/pub/scm/linxx/kemel/git/g	@ Greg Kroah-Hartman	7	2.
2018-10-1	Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/net	Greg Krosh-Hartman	57	34
2018-10-1	Merge tag 'for-gkh' of git://git.kemel.org/pub/scm/finux/kemel/git/rdma/rdma	Greg Kroah-Hartman	2	ġ,
mean and a	- to C. Commission of the Life	Decrees a series		

2018-10-17 otp: fix spanned vulnerability 2018-10-17 usb: gadget: storage: Fix Spectro VI vulnerability RDMA/ucma: Fix specture vulnerability 2018-10-16 B/ucm: Fix Species 1 vulnerability 2018-10-16 Merge tag 'tty-4.19-rc6' of git://git.kernel.org/pub/scm/linux/kernel/git/gre... 2018-09-23

tty: vt_inctl: fix potential and and and

hwmon: (nct6775) Fix potential account of

2018-09-14 Merge tag 'char-misc-4.19-rc4' of git://git.kernel.org/pub/scm/linux/kernel/g... 2018-09-12 Merge tag 'pci-v4.19-fixes-1' of git://git.kernel.org/pub/scm/linux/kernel/gi... 2018-09-12 misc: hmc6352: fix potential =pootto-val switchtec: Fix Vulnerability 2018-09-11 2018-08-29 Merge tag 'hwmon-for-linus-v4.19-rc2' of git://git.kernel.org/pub/scm/linux/k...

Merge tag 'drm-next-2018-08-17' of git://anongit.freedesktop.org/drm/drm.

- -187/+253 -0(+6 -0.044If Gustava A. R. Silva
- U Gustavo A. R. Silva M Gustavo A. R. Silva

Linus Torvalds

I inca Torvalds

Linus Torvalds

Linus Torvalds

M Gustavo A. R. Silva

M Gustavo A. B. Silva

Gustavo A. R. Silva

- M Gustavo A. B. Silva -0(+3 Greg Kroah-Hartman -71 + 30Gustava A. S. Silva -D6+4
- -07+3 -0743

-34/+73

-25/+41

-0(+2

-D/+-E

-0/+2

-12/+32

-156/+346