


EE6094  
CAD for VLSI Design

111001100111001000000|110011001100100|1100110011001000000  
00110010101110010|0001100101011100100110010101110010|001  
10000011000010110000|00000011000010110000001100000101110000

# Chapter 1

## Introduction to EDA

Spring 2024  
Andy, Yu-Guang Chen  
Assistant Professor, Department of EE  
National Central University  
[andygchen@ee.ncu.edu.tw](mailto:andygchen@ee.ncu.edu.tw)



## Outline

- ◆ From Semiconductor to IC
- ◆ VLSI Design Flow
- ◆ What is EDA
- ◆ Focus on VLSI Design
  - Logic Synthesis
  - Physical Design
- ◆ Focus on VLSI Fabrication
  - Lithography
  - Design Rules

Andy, Yu-Guang Chen



# Outline

- ◆ From Semiconductor to IC
- ◆ VLSI Design Flow
- ◆ What is EDA
- ◆ Focus on VLSI Design
  - Logic Synthesis
  - Physical Design
- ◆ Focus on VLSI Fabrication
  - Lithography
  - Design Rules

Andy, Yu-Guang Chen

3



## What is An Integrated Circuits (IC)


### Integrated Circuits



Andy, Yu-Guang Chen

4







# What is An Integrated Circuits (IC)


◆ Electronic circuit

- An electronic circuit is composed of individual electronic components, such as resistors, transistors, capacitors, inductors and diodes, connected by conductive wires or traces through which electric current can flow.
- The combination of components and wires allows various simple and complex operations to be performed

Andy, Yu-Guang Chen


5



# What is An Integrated Circuits (IC)



◆ Integrated Circuits

- A set of electronic circuits on one small flat piece (or "chip") of semiconductor material that is normally silicon
- The integration of large numbers of tiny MOS transistors into a small chip results in circuits that are orders of magnitude smaller, faster, and less expensive




Andy, Yu-Guang Chen

6





## Semiconductor and IC

◆ Recall from your high school...

1	2	3	4	5	6	7	8	9	10
H		Li	Be	B	C	N	O	F	He
	2	3	4	5	6	7	8	9	10
Na	Mg			Al	Si	P	S	Cl	Ar
K	Ca	Sc	Ti	V	Cr	Mn	Fe	Co	Ni
Rb	Sr	Y	Zr	Nb	Tc	Ru	Rh	Pd	Ag
Cs	Ba	L	Hf	Ta	W	Re	Os	Ir	Pt
Fr	Ra	A							
			57	58	59	60	61	62	63
			La	Ce	Pr	Nd	Pm	Sm	Eu
			A	Ac	Th	Pa	U	Np	Pu
			56	59	61	63	64	65	66
			58	59	60	61	62	63	64
			59	60	61	62	63	64	65
			60	61	62	63	64	65	66
			61	62	63	64	65	66	67
			62	63	64	65	66	67	68
			63	64	65	66	67	68	69
			64	65	66	67	68	69	70
			65	66	67	68	69	70	71
			66	67	68	69	70	71	
			67	68	69	70	71		
			68	69	70	71			
			69	70	71				
			70	71					
			71						

Andy, Yu-Guang Chen


9




## Semiconductor and IC

◆ A silicon atom has 14 electrons around the nucleus

- there are 4 valence electrons on the outermost orbital



Si: Atomic number 14



Andy, Yu-Guang Chen



10





## Semiconductor and IC

- ◆ When this is made into a single crystal, it can be used as a material for semiconductor products.



[https://www.shindengen.com/products/semi/column/basic/semi\\_basic.html](https://www.shindengen.com/products/semi/column/basic/semi_basic.html)


Andy, Yu-Guang Chen

11



## Semiconductor and IC

- ◆ Semiconductor behaves as an insulator at absolute zero temperature
- ◆ With an increase of temperature, the conductivity of semiconductor increases and resistivity decreases



Andy, Yu-Guang Chen

12



## Semiconductor and IC

- ◆ Doping silicon with other impurities changes it so it is conductive
- ◆ The semiconductor is categorized as a p-type or n-type depending on the type of impurities that are doped
- ◆ Junctions based on the p-types and n-types are integrated into one chip in order to use it as an electronic component




Andy, Yu-Guang Chen

13



## Semiconductor and IC

- ◆ Group V: extra electron (n-type)




Andy, Yu-Guang Chen

14



## Semiconductor and IC

◆ Group III: missing electron, called hole (p-type)






Andy, Yu-Guang Chen

15



## Basic Transistor Design



PMOS

Andy, Yu-Guang Chen

16



## Electronic Switch

**NMOS TRANSISTOR STRUCTURE**

- NMOS = N-channel Metal Oxide Silicon Transistor


Andy, Yu-Guang Chen

17



## N-type Transistor Design

- ◆ Body is commonly tied to ground (0 V)
- ◆ When the gate is at a low voltage:
  - P-type body is at low voltage
  - Source-body and drain-body diodes are OFF
  - No current flows, transistor is OFF




Andy, Yu-Guang Chen

18



## N-type Transistor Design

- ◆ When the gate is at a high voltage:
  - Positive charge on gate of MOS capacitor
  - Negative charge attracted to body
  - Inverts a channel under gate to n-type
  - Now current can flow through n-type silicon from source through channel to drain, transistor is ON




Andy, Yu-Guang Chen

19



## nFET family of curves



**Figure 6.14** nFET family of curves



Andy, Yu-Guang Chen

20



## nFET Current-Voltage Equations

- ◆  $I_{Dn}$  vs  $V_{DSn}$  ( $V_{GSn}$  fixed,  $V_{GSn} > V_{Tn}$ )
- ◆ Small value of  $V_{DSn}$ : parabola

$$\triangleright I_{Dn} = \frac{\beta_n}{2} [2(V_{GSn} - V_{Tn})V_{DSn} - V_{DSn}^2]$$

- ◆ Saturation voltage

$$\triangleright V_{sat} = V_{DSn} | peak\ current = V_{GSn} - V_{Tn}$$

- ◆ Large value of  $V_{DSn}$ :  $V_{DSn} \geq V_{sat}$

➤ Saturation current

➤ The largest  $I_{Dn}$  for a given  $V_{GSn}$

$$\triangleright I_{Dn} = \frac{\beta_n}{2} (V_{GSn} - V_{Tn})^2$$

- ◆ Increase slightly for  $V_{DSn} \geq V_{sat}$

$$\triangleright I_{Dn} = \frac{\beta_n}{2} (V_{GSn} - V_{Tn})^2 [1 + \lambda(V_{DSn} - V_{sat})]$$

➤  $\lambda$ : empirical quantity called channel-length modulation parameter ( $V^{-1}$ )

➤ Use in simulation but not in hand calculation




Figure 6.13 I-V characteristics as a function of  $V_{DSn}$



Andy, Yu-Guang Chen

21



## P-type Transistor Design


- ◆ Similar, but doping and voltages reversed

➤ Body tied to high voltage ( $V_{DD}$ )

➤ Gate low: transistor ON

➤ Gate high: transistor OFF

➤ Bubble indicates inverted behavior



Andy, Yu-Guang Chen

22



## Course Mapping

◆ In \_\_\_\_\_ course, we learned the knowledge about physical characteristics (voltage, current, ...) of electronic components







Andy, Yu-Guang Chen

23



## Transistor As a Switch



Only two situations : turn ON、turn OFF

1            0




Andy, Yu-Guang Chen

24



# Physical Design

## ◆ Layout




Andy, Yu-Guang Chen

25





# Physical Design

## ◆ Layout



Andy, Yu-Guang Chen


26





## By Combining Switches...

◆ 1 PMOS + 1 NMOS



Andy, Yu-Guang Chen

29




## By Combining Switches...

◆ 2 PMOS + 2 NMOS

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

Truth table for an AND gate:

Logic symbol: A · B → Y



Andy, Yu-Guang Chen


30



## Logic Gates

◆ CMOS NAND:

A	B	$A \cdot B$	$C = \overline{A \cdot B}$
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0



Andy, Yu-Guang Chen

31



## Course Mapping

◆ In \_\_\_\_\_ course, we learned the VLSI design procedure, layout structure, and circuit analysis?



Andy, Yu-Guang Chen

32

## How Computer Stores Data

◆ Bit

- binary digit
- the basic unit of information in computing

◆ Byte

- a unit of digital information in computing that consists of eight bits

Andy, Yu-Guang Chen 33

## How Computer Stores Data

0							
1							
2							
3							
4							
5							
6							
7							

Andy, Yu-Guang Chen 34



## Summary of Logic Gates (p.77)

Name	Graphic symbol	Algebraic function	Truth table															
AND		$F = xy$	<table border="1"> <thead> <tr> <th>x</th><th>y</th><th>F</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	x	y	F	0	0	0	0	1	0	1	0	0	1	1	1
x	y	F																
0	0	0																
0	1	0																
1	0	0																
1	1	1																
OR		$F = x + y$	<table border="1"> <thead> <tr> <th>x</th><th>y</th><th>F</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	x	y	F	0	0	0	0	1	1	1	0	1	1	1	1
x	y	F																
0	0	0																
0	1	1																
1	0	1																
1	1	1																
Inverter		$F = x'$	<table border="1"> <thead> <tr> <th>x</th><th>F</th></tr> </thead> <tbody> <tr><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td></tr> </tbody> </table>	x	F	0	1	1	0									
x	F																	
0	1																	
1	0																	
Buffer		$F = x$	<table border="1"> <thead> <tr> <th>x</th><th>F</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td></tr> </tbody> </table>	x	F	0	0	1	1									
x	F																	
0	0																	
1	1																	

Figure 2.5 Digital logic gates

Andy, Yu-Guang Chen

35



## Summary of Logic Gates (p.77)

Name	Graphic symbol	Algebraic function	Truth table															
NAND		$F = (xy)'$	<table border="1"> <thead> <tr> <th>x</th><th>y</th><th>F</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	x	y	F	0	0	1	0	1	1	1	0	1	1	1	0
x	y	F																
0	0	1																
0	1	1																
1	0	1																
1	1	0																
NOR		$F = (x + y)'$	<table border="1"> <thead> <tr> <th>x</th><th>y</th><th>F</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	x	y	F	0	0	1	0	1	0	1	0	0	1	1	0
x	y	F																
0	0	1																
0	1	0																
1	0	0																
1	1	0																
Exclusive-OR (XOR)		$F = xy' + x'y = x \oplus y$	<table border="1"> <thead> <tr> <th>x</th><th>y</th><th>F</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	x	y	F	0	0	0	0	1	1	1	0	1	1	1	0
x	y	F																
0	0	0																
0	1	1																
1	0	1																
1	1	0																
Exclusive-NOR or equivalence		$F = xy + x'y' = (x \oplus y)'$	<table border="1"> <thead> <tr> <th>x</th><th>y</th><th>F</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	x	y	F	0	0	1	0	1	0	1	0	0	1	1	1
x	y	F																
0	0	1																
0	1	0																
1	0	0																
1	1	1																

Figure 2.5 Digital logic gates

Andy, Yu-Guang Chen

36






## By Combining Gates...

◆ 2 AND + 2 XOR + 1 OR

$C_i$	A	B	S	$C_o$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



Andy, Yu-Guang Chen


37



## By Combining Components

◆ 4 Full Adders

➤ Ripple Carry Adder




Andy, Yu-Guang Chen

38



# Digital System Design

## ◆ Function → Logic hardware



$$\begin{aligned}
 Y &= ABC + ABC' + AB'C + A'BC \\
 Y' &= (A'+B'+C')(A'+B'+C)(A'+B+C')(A+B'+C) \\
 &= 111 \quad 110 \quad 101 \quad 010 \\
 &= M7 \bullet M6 \bullet M5 \bullet M2 \\
 Y &= M4 \bullet M3 \bullet M1 \bullet M0
 \end{aligned}$$



Andy, Yu-Guang Chen

39



## Review: Comb. Design Proc.

- ◆ State the problem (system specification (spec.))
- ◆ Determine the inputs and outputs
- ◆ The input and output variables are assigned symbols
- ◆ Derive the truth table
- ◆ Derive the simplified Boolean functions
- ◆ Draw the logic diagram and verify the correctness



Andy, Yu-Guang Chen

40



## Code Conversion Example

- ◆ BCD to excess-3 code
- The truth table

**Table 4.2**  
*Truth Table for Code-Conversion Example*

Input BCD				Output Excess-3 Code			
A	B	C	D	w	x	y	z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	0	0	0

Andy, Yu-Guang Chen

41



## BCD Maps




Figure 4.3 Maps for BCD to Excess-3 Code Converter

42






## BCD Functions

### ◆ The simplified functions

- $z = D'$
- $y = CD + C'D'$
- $x = B'C + B'D + BC'D'$
- $w = A + BC + BD$

### ◆ Another implementation

- $z = D'$
- $y = CD + (\text{C} + \text{D})'$
- $x = B'(\text{C} + \text{D}) + B(\text{C} + \text{D})'$
- $w = A + B(\text{C} + \text{D})$



Andy, Yu-Guang Chen

43



## Review: Seq. Design Proc.

### ◆ Design Procedure for sequential circuit

- The word description of the circuit behavior to get a state diagram
- State reduction if necessary
- Assign binary values to the states
- Obtain the binary-coded state table
- Choose the type of flip-flops
- The passcode is placement
- Derive the simplified flip-flop input equations and output equations
- Draw the logic diagram



Andy, Yu-Guang Chen

44

## Synthesis Using D flip-flops (1/4)

- ◆ An example state diagram and state table: design a circuit to detect a sequence of three or more consecutive 1's




Fig. 5.27 State diagram for sequence detector

**Table 5.11**  
*State Table for Sequence Detector*

Present State		Input x	Next State		Output y
A	B		A	B	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1

Andy, Yu-Guang Chen

45

## Synthesis Using D flip-flops (2/4)

**Table 5.11**  
*State Table for Sequence Detector*

Present State		Input x	Next State		Output y
A	B		A	B	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1

Andy, Yu-Guang Chen

46



### ◆ The flip-flop input equations

- $A(t+1) = D_A(A, B, x) = \Sigma(3, 5, 7)$
- $B(t+1) = D_B(A, B, x) = \Sigma(1, 5, 7)$

### ◆ The output equation

- $y(A, B, x) = \Sigma(6, 7)$

### ◆ Logic minimization using the K-map

$$\triangleright D_A = Ax + Bx$$

$$\triangleright D_B = Ax + B'x$$

$$y = AB$$




Fig. 5.28 Maps for sequence detector




Fig. 5.29 Logic diagram of sequence detector



## Course Mapping

- ◆ In \_\_\_\_\_ course, we learned basic elements of digital logic gates and how to implement simple combinational /sequential logics?



Andy, Yu-Guang Chen

49



## Outline

- ◆ From Semiconductor to IC
- ◆ VLSI Design Flow
- ◆ What is EDA
- ◆ Focus on VLSI Design
  - Logic Synthesis
  - Physical Design
- ◆ Focus on VLSI Fabrication
  - Lithography
  - Design Rules






Andy, Yu-Guang Chen



50







## How are ICs made?

















## Design Actions

- ◆ **Synthesis:** increasing information about the design by providing more detail (e.g., logic synthesis, physical synthesis).
- ◆ **Analysis:** collecting information on the quality of the design (e.g., timing analysis).
- ◆ **Verification:** checking whether a synthesis step has left the specification intact (e.g., layout verification).
- ◆ **Testing:** checking whether a fabricated chip has left all functions intact



Andy, Yu-Guang Chen

63



## Design Actions

- ◆ **Optimization:** increasing the quality of the design by rearrangements in a given description (e.g., logic optimizer, timing optimizer).
- ◆ **Design Management:** storage of design data, cooperation between tools, design flow, etc. (e.g., database).



Andy, Yu-Guang Chen

64



## Design Technologies

Logic/Foundry Process Roadmaps (for Volume Production)							
	2016	2017	2018	2019	2020	2021	2022
Intel	14nm+	10nm (limited) 14nm++		10nm	10nm+	10nm++	7nm EUV
Samsung	10nm		8nm	7nm EUV 6nm EUV	18nm FDSOI 5nm	4nm	3nm GAA
TSMC	10nm	7nm 12nm		7nm+ EUV	5nm 6nm	5nm+	4nm 3nm
GlobalFoundries		22nm FDSOI finFET	12nm finFET	12nm FDSOI	22nm+ FDSOI 12nm+ finFET		
SMIC				14nm finFET	12nm finFET	8-10nm finFET	
UMC		14nm finFET			22nm planar		

Note: What defines a process "generation" and the start of "volume" production varies from company to company, and may be influenced by marketing embellishments, so these points of transition should only be seen as very general guidelines.

Sources: Companies, conference reports, IC Insights



Andy, Yu-Guang Chen

65





## Moore's Law

- ◆ Logic capacity doubles per IC at a regular interval.
- ◆ Moore: Logic capacity doubles per IC every two years (1975).
- ◆ D. House: Computer performance doubles every 18 months (1975)
- ◆ Consequences of smaller transistors:
  - Faster transistor switching
  - More transistors per chip
- ◆ True for 40+ years!
- ◆ And it will be true in at least another 10 years
  - Need smarter and more powerful CAD tools than ever



Andy, Yu-Guang Chen

66





# Outline

- ◆ From Semiconductor to IC
- ◆ VLSI Design Flow
- ◆ What is EDA
- ◆ Focus on VLSI Design
  - Logic Synthesis
  - Physical Design
- ◆ Focus on VLSI Fabrication
  - Lithography
  - Design Rules



Andy, Yu-Guang Chen

69



# What is EDA?

- ◆ Electronic Design Automation (EDA)
  - 電子設計自動化
- ◆ VLSI Computer-Aided Design (VLSI-CAD)
  - 積體電路電腦輔助設計



Andy, Yu-Guang Chen

70



## What is EDA?

- ◆ A category of *software tools* for designing electronic systems such as integrated circuits and printed circuit boards.
- ◆ The tools work together in a design flow that chip designers use to design and analyze entire semiconductor chips.
- ◆ Since a modern semiconductor chip can have billions of components, *EDA tools are essential for their design*



Andy, Yu-Guang Chen

71



## Silicon Compiler

High-level  
language  
program  
(in C)

```
swap(int v[], int k)
{
    int temp;
    temp = v[k];
    v[k] = v[k+1];
    v[k+1] = temp;
}
```

Hardware description language  
(Verilog/VHDL)

**Compiler**

Binary machine  
language  
program  
(for MIPS)



```
0000000010100001000000000000111000
000000000001100000011000001000001
1000110001100010000000000000000000
1000110011110010000000000000000000
1010110011110010000000000000000000
10101100010001000000000000000000100
00000111110000000000000000000000100
```

Silicon compiler

Layout  
(GDSII)

Andy, Yu-Guang Chen

72





## Example of EDA Problems (Placement)

◆ Input:

- Blocks (standard cells and macros)  $B_1, \dots, B_n$
- Shapes and Pin Positions for each block  $B_i$
- Nets  $N_1, \dots, N_m$

◆ Output:

- Coordinates  $(x_i, y_i)$  for block  $B_i$ .


◆ Constraint:

- No overlaps between blocks

◆ Optimization goal

- The total wire length is minimized
- The area of the resulting block is minimized or given a fixed die

◆ Other consideration: timing, routability, clock, buffering and interaction with physical synthesis




75




## What is behind EDA?

◆ Algorithms



◆ Data Structures



76



# Outline



- ◆ From Semiconductor to IC
- ◆ VLSI Design Flow
- ◆ What is EDA
- ◆ Focus on VLSI Design
  - Logic Synthesis
  - Physical Design
- ◆ Focus on VLSI Fabrication
  - Lithography
  - Design Rules
- ◆ AI for EDA

Andy, Yu-Guang Chen

77



## Front End



Andy, Yu-Guang Chen

78





## Focus of this Course (1)

- ◆ CAD tools for **synthesis** and **verification** at logic-level of abstraction
- ◆ Theory behind: functions representation and manipulation
  - representation  $\Leftrightarrow$  data structures
  - manipulation  $\Leftrightarrow$  algorithms
- ◆ In-depth course:
  - You should be able create a small CAD-tool



Andy, Yu-Guang Chen

79



## Why Logic Level?

- ◆ Logic-level synthesis is the core of today's CAD flows for IC and system design
  - course covers many algorithms that are used in a broad range of CAD tools
  - basis for other optimization techniques
  - basis for functional verification techniques



Andy, Yu-Guang Chen

80



## Why Logic Level?

- ◆ Most algorithms are computationally hard
  - covered algorithms and flows are good example for approaching hard algorithmic problems
  - course covers theory as well as implementation details
  - demonstrates an engineering approaches based on theoretical solid but also practical solutions
    - very few research areas can offer this combination




Andy, Yu-Guang Chen

81



## Logic Design/Synthesis



- ◆ **Logic synthesis** programs transform Boolean expressions into logic gate networks in a particular library.
- ◆ Optimization goals: minimize area, delay, power, etc
- ◆ **Technology-independent** optimization: logic optimization
  - Optimizes Boolean expression equivalent.
- ◆ **Technology-dependent** optimization: **technology mapping/library binding**
  - Maps Boolean expressions into a particular cell library.



Andy, Yu-Guang Chen

82



## Logic Optimization Examples




- ◆ **Two-level:** minimize the # of product terms.

➤ 
$$F = \bar{x}_1 \bar{x}_2 \bar{x}_3 + \bar{x}_1 \bar{x}_2 x_3 + x_1 \bar{x}_2 \bar{x}_3 + x_1 \bar{x}_2 x_3 + x_1 x_2 \bar{x}_3 \Rightarrow F = \bar{x}_2 + x_1 \bar{x}_3.$$

- ◆ **Multi-level:** minimize the #'s of literals, variables.

➤ E.g., equations are optimized using a smaller number of literals.




- ◆ Methods/CAD tools: Quine-McCluskey method (exponential-time exact algorithm), Espresso (heuristics for two-level logic), MIS (heuristics for multi-level logic), Synopsys Design Compiler, Cadence Genus, etc.



83




## Logic Optimization Examples



**Given:** Finite-State Machine  $F(X, Y, Z, \lambda, \delta)$  where:

- X: Input alphabet
- Y: Output alphabet
- Z: Set of internal states
- $\lambda : X \times Z \rightarrow Y$  (output function)
- $\delta : X \times Z \rightarrow Z'$  (next state function)



**Target:** Circuit  $C(G, W)$  where

G: set of circuit components g (Boolean gates



flip-flops, etc.)

W: set of wires connecting G



Andy, Yu-Guang Chen

84





## Objective Function for Synthesis

- ◆ Minimize area
  - in terms of literal count, cell count, register count, etc.
- ◆ Minimize power
  - in terms of switching activity in individual gates, blocks, etc.
- ◆ Maximize performance
  - in terms of maximal clock frequency of synchronous systems, throughput for asynchronous systems
- ◆ Any combination of the above
  - combined with different weights
  - formulated as a constraint problem
    - Ex: minimize area for a clock speed > 300MHz




Andy, Yu-Guang Chen

87





## Constraints on Synthesis



- ◆ Given implementation style:
  - two-level implementation (PLA)
  - multi-level logic
  - FPGAs
- ◆ Given performance requirements
  - minimal clock speed requirement
- ◆ Given cell library
  - set of cells in standard cell library
  - fan-out constraints (maximum number of gates connected to another gate)



Andy, Yu-Guang Chen

88





**Physical Design Process**

**Design Steps:**

- Partition & Clustering
- Floorplan & Placement
- Pin Assignment
- Detailed Routing

**Methodology:**

- Divide-and-Conquer

Andy, Yu-Guang Chen      93

**Complexities of Physical Design**


- ◆ More than 100 million transistors
- ◆ Performance driven designs
- ◆ Power-constrained designs
- ◆ Time-to-Market

Andy, Yu-Guang Chen      94



## History of Physical Design

- ◆ Born in early 60's (board layout)
- ◆ Passed teenage in 70's (standard cell place and route)
- ◆ Entered early adulthood in 80's (over-the-cell routing)
- ◆ Declared dead in late 80's !!!
- ◆ Found alive and kicking in 90's
- ◆ Physical Design (PD) has become a dominant force in overall design cycle,
  - thanks to the deep submicron scaling
  - expand vertically with logic synthesis and interconnect optimization, analysis.... => Design closure!



Andy, Yu-Guang Chen

95



## Design Closure

- ◆ A part of the development workflow by which an integrated circuit design is modified from its initial description to meet a growing list of design constraints and objectives
- ◆ Looks at the overall design closure process, which takes a chip from its initial design state to the final form in which all of its design constraints are met



Andy, Yu-Guang Chen

96



## Focus of this Course (2)

- ◆ Many existing solutions are still **very suboptimal**
  - Ex: placement
- ◆ Interconnect dominates
  - No physical layout, no accurate interconnect
- ◆ More new physical and manufacturing effects pop up
  - Crosstalk noise, Electromigration, ...
  - Optical Proximity Correction, OPC (manufacturability), etc.
- ◆ More vertical integration needed
- ◆ Physical design is the KEY linking step between higher level planning/optimization and lower level modeling



Andy, Yu-Guang Chen

97




## Placement Challenge

- ◆ Placement, to large extend, determines the overall interconnect
- ◆ If it sucks, no matter how well you interconnect optimization engine works, the design will suck
- ◆ Placement is a very old problem, but got renewed interest
  - Mixed-size (large macro blocks and small standard cells)
  - Optimality study shows that placement is still a bottleneck
  - Not even to mention performance driven, and coupled with buffering, interconnect optimizations, and so on (all you name)




Andy, Yu-Guang Chen


98




**VLSI Global Placement Examples**

◆ Which one of the two placement results is better?







Andy, Yu-Guang Chen      99



**Comparison with Optimal**



#cells	Capo (blue)	Dragon (magenta)	mPL (cyan)
0	2.0	2.0	1.5
50,000	2.2	2.2	1.4
100,000	2.1	2.3	1.4
150,000	2.0	2.4	1.4
200,000	2.1	2.4	1.4




#cells	Capo (blue)	Dragon (magenta)	mPL (cyan)
0	1.0	1.0	1.0
50,000	1.0	1.0	1.0
100,000	1.0	1.0	1.0
150,000	1.0	1.0	1.0
175,000	1.0	1.0	1.0
180,000	35,000	1.0	1.0
190,000	40,000	1.0	1.0
200,000	30,000	1.0	1.0

- Capo: Based on recursive min-cut (UCLA-UMich)
- Dragon: Recursive min-cut + SA refinement at each level (NWU-UCLA)
- mPL: multi-level placer (UCLA)

There is **significant room for improvement** in placement algorithms:  
existing algorithms are 50-150% away from optimal!

Andy, Yu-Guang Chen      100




**FloorPlacer (Mix-mode Placement)**

- ◆ Many macros
- ◆ data paths + dust logic
- ◆ I/O constraint  
(area I/O or wirebond)

(source: IBM)

Andy, Yu-Guang Chen

101



**VLSI Design Cycle**



```

graph TD
    A[System Specification] --> B[Functional Design]
    B --> C[Logic Design]
    C --> D[Circuit Design]
  
```

$X = (AB*CD) + (A+D) + (A(B+C))$   
 $Y = (A(B+C)) + AC + D + A(BC + D)$

Andy, Yu-Guang Chen

102





# Lithography



## ◆ Photolithography (照相平版印刷)

- optically project the shadow of the pattern onto the surface of the chip

◆ The same process to make printed circuit boards

◆ Start with a desired pattern defined for each layer

◆ **Mask** reticle is typically 5-10x the size of the actual chip.

- Transparent no metal and opaque metal




Andy, Yu-Guang Chen

105



# Lithography



Glass



Pattern on  
underside

**Figure 4.9** A reticle is a glass plate with a chromium pattern



Andy, Yu-Guang Chen

106



# Lithography

- ◆ First, coat the wafer with a light-sensitive liquid plastic material **photo resist**. (sensitive to light)
- ◆ After the resist is developed, **hardened layers** remain in the regions that were shielded from the light
  - Hardened layer: protect underlying regions from the **etching** process




Andy, Yu-Guang Chen

107



# Lithography

- ◆ Coat the surface with light-sensitive liquid material
- ◆ Spin the wafer for uniform coating





**Figure 4.10** Photoresist application



Andy, Yu-Guang Chen


108





# Lithography

- ◆ Hardened resist layer is used to protect underlying regions from the etching process
- ◆ The etching step removes oxide in the unprotected regions.
- ◆ This technique is used to pattern layers including poly, chemical vapor deposition (CVD) oxides, metals.



**Figure 4.13** Etching of an oxide layer


Andy, Yu-Guang Chen

111



# Lithography

- ◆ The resist-oxide layers are used to shield from an ion implantation step.




**Figure 4.14** Creation of doped silicon patterns

Andy, Yu-Guang Chen


112






Andy, Yu-Guang Chen

113




Andy, Yu-Guang Chen

114




Andy, Yu-Guang Chen

115



Andy, Yu-Guang Chen


116



# Design Issues and Tools

- ◆ System-level design
  - Partitioning into hardware and software, co-design, co-simulation, etc.
  - Cost estimation, design-space exploration
- ◆ Algorithmic-level design
  - Behavioral descriptions (e.g. in Verilog, VHDL)
  - High-level simulation
- ◆ From algorithms to hardware modules
  - High-level (or architectural) synthesis
- ◆ Logic design:
  - Schematic entry
  - Register-transfer level and logic synthesis
  - Gate-level simulation (functionality, power, etc)
  - Timing analysis
  - Formal verification

Andy, Yu-Guang Chen      117



# Design Issues and Tools

- ◆ Transistor-level design
  - Switch-level simulation
  - Circuit simulation
- ◆ Physical (layout) design:
  - Partitioning
  - Floorplanning and Placement
  - Routing
  - Compaction
  - Layout editing
  - Design-rule checking
  - Layout extraction
- ◆ Design management
  - Data bases, frameworks, etc.
- ◆ Silicon compilation: *from algorithm to mask patterns*
  - The *idea* is approached more and more, but still far away from a single *push-button* operation

Andy, Yu-Guang Chen      118



## Conclusion: We Need Algorithms

- ◆ To optimize design among different objectives, area, power, performance, and etc.
- ◆ Fundamental questions: How to do it smartly?
- ◆ Definition of algorithm in a broad sense: A step-by-step procedure for solving a problem.
- ◆ Examples:
  - Cooking a dish
  - Making a phone call
  - Sorting a hand of cards
- ◆ Definition for computational problem: A well-defined computational procedure that takes some value as input and produces some value as output



Andy, Yu-Guang Chen

119



## Q&A




Andy, Yu-Guang Chen

120



Andy, Yu-Guang Chen

121