# **CAD** for VLSI Design

# **Project Assignment 1 Benchmark Translator**

Instructor: Andy, Yu-Guang Chen Ph.D.

TA: Yi-Ting Lin

Department/Class: Electrical Engineering 4A

Name: 陳緯亭

Student ID Number: 109501201

# **Contents**

1	Hov	v I compile and execute the program	1					
2	ado Code	2						
3	PA		4					
	3.1	The degree of completion of the assignment: ALL	4					
	3.2	Code Explanation	4					
4	The	hardness of this assignment / I overcome it	11					
5	Suggestions							
L	ist C	Of Listings						
	1	Preprocessor	4					
	2	Struct and Function prototype	4					
	3	The main function	5					
	4	Input file process	5					
	5	Output file process	6					
	6	First file process	8					
	7	Second file process	9					

### 1. How I compile and execute the program



Fig 1: Generate an executable file

```
[s109501201@cad ~/PA1]$ ./exe c17.isc c17.v
```

Fig 2: Use the executable file to ISCAS'85 netlist into Verilog format

```
[s109501201@cad ~/PA1]$ source /usr/cad/cadence/CIC/incisiv.cshrc
[s109501201@cad ~/PA1]$ source /usr/cad/synopsys/CIC/verdi.cshrc
[s109501201@cad ~/PA1]$
```

Fig 3: Source the following commands

```
[s109501201@cad ~/PA1]$ ncverilog +access+r c17_testbench.v c17.v ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
input pattern = 00000--> golden value = 00
your answer = 00
input pattern = 10101--> golden value = 11
your answer = 11
input pattern = 01010--> golden value = 11
input pattern = 11011--> golden value = 11
your answer = 11
input pattern = 11111--> golden value = 10
your answer = 10
CORRECT!!!
                   ..xxxxxxxxxxxx.
                .xxxxxxx.....xxxxxxx.
                          .....xxxx.
             xxxxx....
            .xxx.....
          .xx. ..
.xx.. .xxx.
       XXX....XXXXX. XXXXX ..XX.
 \mathsf{xxx}.\dots..\mathsf{xxxxxxxxxxxx}.\dots.\mathsf{xxxxxxx}
         .xx.. ... .....xxx
  .xxxxx. .xx.
                                 ..xxx ..xxxxxxx.
         ..xxxxx.
                                ...xxxxxxxxxxx..
              .XXXX.....XXXXXXX.
                 .xxxxxxxxxxxxxxxxxx.
                 xxxxxxxxxxxxxxxxx
                 xxxxxxxxxxxxxxxxxxxx
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
```

Fig 4: Check the correctness

109501201 陳緯亭 2 PSEUDO CODE

# 2. Pseudo Code

fanin address name type fanout										
	3	3gat	inpt	2 0	>sa0 >sa1					
address fan										
	8	8fan	from	3gat		>sa1				
	9	9fan	from	3ga	ıt	>sa1				

Fig 5: The Variables store the information

```
Algorithm 1 Output Algorithm
```

```
\triangleright O(numNode^2 * numFanin)
 1: function output file(vFile: char*, c: PCKT):
 2:
       ofstream outFile(vFile);
 3:
        4:
       5:
       \setminus \setminus output to outFile
 6:
       for i = 0 to c \to numNode do
 7:
           if c \to nodes[i] \to type \neq INPT and c \to nodes[i] \to type \neq FROM then
 8:
 9:
               \\ type and instance to outFile
               for j = 0 to c \to nodes[i] \to numFanin do
10:
11:
                   k \leftarrow 0
12:
                   while k < c \rightarrow numNode do
                      if c \to nodes[k] \to address == c \to nodes[i] \to fanins[j] then
13:
14:
                          Write ", " + c \rightarrow nodes[k] \rightarrow outname to outFile
                                                                                    ⊳ Search form the
    beginning address.
15:
                      end if
                      k \leftarrow k + 1
16:
17:
                   end while
18:
               end for
19:
           end if
20:
        end for
21: end function
```

#### Algorithm 2 Second Pass Algorithm

```
1: function second_pass(inFile: ifstream, c: PCKT):
2: string s
3: int address, fanout, fanin
4: char name[256], type[256]
5: int col \leftarrow 0
```

109501201 陳緯亭 2 PSEUDO CODE

```
6:
         while getline(inFile, s) do
 7:
             istringstream iss(s)
             if s[0] == '*' then
 8:
 9:
                 continue
10:
             end if
11:
             iss \rightarrow address, name, type, fanout, fanin
12:
             13:
             if fanin > 0 then
14:
                 for i = 0 to fanin do
15:
                     iss \rightarrow c \rightarrow nodes[col] \rightarrow fanins[i]
16:
                 end for
17:
             end if
18:
             if fanin \neq 0 then
19:
                 c \to \mathsf{nodes}[col] \to \mathsf{type} \leftarrow \mathsf{DRIVER}
20:
                 c \to \mathsf{nodes}[col] \to \mathsf{outname} \leftarrow "gat\_out" + address
21:
                 if fanout == 0 then
22:
                      c \to \mathsf{nodes}[col] \to \mathsf{type} \leftarrow \mathsf{OUTPT}
23:
                 end if
24:
             end if
25:
             col \leftarrow col + 1
26:
             if fanout > 1 then
27:
                 for i = 0 to fanout do
28:
                      getline(inFile, s)
29:
                      istringstream iss(s)
30:
                      iss \rightarrow address, fan
31:
                      \\ Get the information from inFile and Store in c
                      col \leftarrow col + 1
32:
33:
                 end for
34:
             end if
35:
             c 	o \mathsf{numNode} \leftarrow col
36:
         end while
37:
         return c
38: end function
```

#### 3. PA

# 3.1 The degree of completion of the assignment: ALL

# 3.2 Code Explanation

Listing 1: Preprocessor

```
#include <iostream>
#include <string>
#include <fstream>
#include <sstream>
#include <sstream>
#include <sstring.h>
```

According to Listing 2, there are to structure here to keep all the neccessary circuit information in advantage of facilitate information transfer.

Listing 2: Struct and Function prototype

```
6
   using namespace std;
7
   /* Define the the function name performed by the gate driving this node.*/
8
9
   enum GATENAME {
10
       INPT, FROM, OUTPT, DRIVER
11
   };
12
13
   /* Information about a single node in the circuit. */
   struct NODE{
14
       int address;
                      // A unique number that differentiates the node.
15
       char* name;
                       // Provide meaningful information about the node usage.
16
       GATENAME type; // The function.
17
       int numFanin; // The number of gates.
18
19
       int* fanins;
                      // Array for the fanin.
20
       char* func;
                      // Name of the function
21
       char *outname; // Port name to ofstream into the .v file.
22
   };
23
24
   typedef struct NODE *PNODE;
25
26
   struct CKT{
27
       PNODE *nodes;
                          // Array of all node
                          // Name of the CKT
28
       char* name;
29
       int numNode;
                          // The total node to form the CKT.
30
       int numInput;
                          // Number of total input wires
31
       int numOutput;
                          // Number of total output wires
32
       int numDriver;
                          // Number of total driver wires
33
   };
```

```
typedef struct CKT *PCKT;

typedef struct CKT *PCKT;

PCKT first_pass(ifstream& inFile, PCKT c);

PCKT second_pass(ifstream& inFile, PCKT c);

PCKT input_file(char *iscFile);

void output_file(char *vFile, PCKT c);
```

According to Listing 3, I seperate the behavior into two branches - input\_file and output\_file, and then free the memory before the program finish.

Listing 3: The main function

```
42
    int main(int argc, char *argv[]){
43
        PCKT c;
44
45
        c = input_file(argv[1]);
46
47
        output_file(argv[2], c);
48
        free(c);
49
50
51
        return 0;
52
53
```

According to Listing 4, the ISCAS'85 format file is read twice. The first time is to collect certain information from the file that will later be used to allocate memory. Subsequently, the information will be thoroughly collected during the second pass. (Note: the file pointer should be moved to the beginning) Since the file name is crucial, as it contains information that will be instantiated as a module with the same name.

Listing 4: Input file process

```
PCKT input_file(char *iscFile){
54
55
        PCKT c;
56
57
        ifstream inFile(iscFile);
58
59
        c = (PCKT) malloc (sizeof(CKT));
60
        if(!inFile){
61
62
            cout << "isc file can't not be open.";</pre>
63
        }
64
65
        c->name = iscFile;
```

```
66
        c = first_pass(inFile, c);
67
68
69
70
        inFile.clear(); // Clear any error flags
71
        inFile.seekg(0, ios::beg); // Reset file pointer to beginning
72
        c = second_pass(inFile, c);
73
74
        cout << "NO " << c -> nodes[0] -> name << endl;</pre>
75
76
        inFile.close(); // Close the file
77
78
79
        return c;
80
```

According to Listing 5, the Verilog file will be generated here. The output stream should begin with the unique module name followed by its port interface list. Subsequently, the output stream should include input signal and output definitions. Next, there should be net type declarations and their instances, followed by output ports and their corresponding input port lists.

Listing 5: Output file process

```
void output_file(char *vFile, PCKT c){
81
82
83
         ofstream outFile(vFile);
84
85
         if(!outFile){
86
             cout << "v can't be generate.";</pre>
87
         }
88
89
         outFile << "`timescale 1ns/1ps\n";</pre>
90
91
         bool notFirst = 0;
92
93
         // module
         outFile << "module " << string(c->name).substr(0, string(c->name).length() - 4) <<
94
95
         for(int i = 0; i < c-> numNode; i++){
             if(c -> nodes[i] -> type == INPT || c -> nodes[i] -> type == OUTPT){
96
97
                  if(notFirst)
98
                      outFile << ", ";</pre>
99
                  outFile << c -> nodes[i] -> outname;
100
                  notFirst = 1;
101
             }
         }
102
         outFile << ");\n";</pre>
103
```

```
104
105
         // input
106
         notFirst = 0;
107
         outFile << "input ";</pre>
108
         for(int i = 0; i < c->numNode; i++){
109
             if(c -> nodes[i] -> type == INPT){
110
                  if(notFirst)
111
                      outFile << ", ";
112
                  outFile << c -> nodes[i] -> outname;
113
                  notFirst = 1;
114
             }
115
         }
116
         outFile << ";\n";</pre>
117
118
         // outputs
119
         notFirst = 0;
120
         outFile << "output ";</pre>
121
         for(int i = 0; i < c->numNode; i++){
122
             if(c -> nodes[i] -> type == OUTPT){
123
                  if(notFirst)
124
                      outFile << ", ";
125
                  outFile << c -> nodes[i] -> outname;
126
                  notFirst = 1;
127
             }
128
         }
129
         outFile << ";\n";</pre>
130
131
         // wire
132
         if(c -> numDriver > 0){
133
             notFirst = 0;
134
             outFile << "wire ";</pre>
135
             notFirst = 0;
             for(int i = 0; i < c -> numNode; i++){
136
137
138
                  if(c -> nodes[i] -> type == DRIVER){
139
                      if(notFirst)
140
                           outFile << ", ";
141
                      outFile << c -> nodes[i] -> outname;
142
                      notFirst = 1;
143
                  }
144
             }
145
                  outFile << ";\n\n";</pre>
146
         }
147
148
         outFile << "\n";</pre>
149
150
         for(int i = 0; i < c -> numNode; i++){
151
             if(c -> nodes[i] -> type != INPT
152
             && c -> nodes[i] -> type != FROM){
153
                  outFile << c -> nodes[i] -> func << " ";
```

```
154
                 outFile << c -> nodes[i] -> func << c -> nodes[i] -> address << " ( ";
                 outFile << c -> nodes[i] -> outname ;
155
156
                 for(int j = 0; j < c -> nodes[i] -> numFanin; j++)
157
158
                      int k = 0;
                      while(k < c -> numNode){
159
                          if (c->nodes[k]->address == c->nodes[i]->fanins[j]) {
160
                                   outFile << ", " << c->nodes[k]-> outname;
161
162
                          }
163
                          k++;
164
                      }
165
                 }
166
                 outFile << " ); \n";
167
             }
168
169
         outFile << "\nendmodule\n";</pre>
170
```

According to Listing 6, the purpose is to gather preliminary information from the node line to facilitate memory allocation.

Listing 6: First file process

```
171
    PCKT first_pass(ifstream& inFile, PCKT c){
172
        string s;
173
        int address, fanout, fanin;
174
         string name, type;
175
        int numOutput = 0, numInput = 0;
         int maxAddress = -1;
176
177
        int lineCount = 0;
                                              // column line cause by number of fanout
178
179
        while(getline(inFile, s)){
180
             istringstream iss(s);
             if(s[0] == '*') continue;
181
182
             iss >> address >> name >> type >> fanout >> fanin;
183
             lineCount += fanout;
             maxAddress = (address > maxAddress) ? address : maxAddress;
184
185
             if(fanin > 0) getline(inFile, s);
             if(fanout > 1){
186
187
                 while(fanout-- > 0){
188
                     getline(inFile, s);
189
190
191
             if(fanout == 0) numOutput++;
            if(fanin == 0) numInput++;
192
193
        }
194
195
        c -> numOutput = numOutput;
196
        c -> numInput = numInput;
197
         c -> nodes = (PNODE *) malloc ((maxAddress + lineCount + 8) * sizeof(PNODE));
```

According to Listing 7, the information should be stored in the structure in this time. To notice that the space should be store the fanin addresses, so it need to be allocate memory.

Listing 7: Second file process

```
203
    PCKT second_pass(ifstream& inFile, PCKT c){
204
205
         string s;
206
         int address, fanout, fanin;
207
         char name[256], type[256];
208
        int col = 0;
209
210
        while(getline(inFile, s)){
211
             istringstream iss(s);
212
             if(s[0] == '*') continue;
213
             iss >> address >> name >> type >> fanout >> fanin;
             cout << address << " " << name << " " << type << " " << fanout << " " << fanin
214
                  << endl;
215
216
             stringstream add;
217
                 add << address;
218
219
                 string fullname = "gat" + add.str();
220
221
                 c->nodes[col] = (NODE *)malloc(sizeof(NODE));
222
                 c->nodes[col]->address = address;
223
                 c->nodes[col]->name = strdup(name);
224
                 c->nodes[col]->type = INPT;
225
                 c->nodes[col]->numFanin = fanin;
                 c->nodes[col]->fanins = (int *)malloc(fanin * sizeof(int));
226
227
                 c->nodes[col]->func = strdup(type);
                 if(strcmp(type, "buff") == 0)
228
229
                     c->nodes[col]->func = strdup("buf");
230
                 c->nodes[col]-> outname = strdup(fullname.c_str());
231
232
                 cout << c->nodes[col]->address << " " << c->nodes[col]->name << " " << c->
                     nodes[col]->type << " " << c->nodes[col]->numFanin <<" " << c ->
                     nodes[col] -> func <<endl;</pre>
233
234
                 if (fanin > 0)
235
                 {
                     getline(inFile, s);
236
```

```
237
                     istringstream iss(s);
238
                     for (int i = 0; i < fanin; i++)</pre>
239
240
                          iss >> c -> nodes[col] -> famins[i]; // nodes drive the gate
241
                     }
242
                 }
243
244
             if(fanin != 0){
245
                 c -> nodes[col] -> type = DRIVER;
                 fullname = "gat_out" + add.str();
246
247
                 c->nodes[col]-> outname = strdup(fullname.c_str());
248
249
                 if(fanout == 0)
250
                     c -> nodes[col] -> type = OUTPT;
             }
251
252
253
             col++;
254
255
             char fan[256];
             if(fanout > 1)
256
257
             {
                 for(int i = 0; i < fanout; i++){</pre>
258
259
                      getline(inFile, s);
260
                     istringstream iss(s);
261
                     iss >> address >> fan;
262
                     c -> nodes[col] = (NODE *) malloc (sizeof(NODE));
263
                     c -> nodes[col] -> address = address;
264
                     c -> nodes[col] -> name = strdup(name);
265
                     c -> nodes[col] -> type = FROM;
                     c -> nodes[col] ->numFanin = 1;
266
267
                     c -> nodes[col] -> fanins = (int *) malloc (sizeof(int));
268
                     c -> nodes[col] -> fanins[0] = address;
269
                     c -> nodes[col] -> func = strdup(type);
                                                                 /// reading type from file
270
                     c->nodes[col]-> outname = strdup(fullname.c_str());
271
                     cout << "Name fanout: " << c->nodes[col]-> outname << endl;</pre>
272
273
                     col++;
274
                 }
             }
275
276
277
             c-> numNode = col;
278
279
             cout << "Number of col: " << c-> numNode << endl << endl;</pre>
280
        return c;
281
282
```

109501201 陳緯亭 5 SUGGESTIONS

# 4. The hardness of this assignment / I overcome it

1. Segmentation fault when writing to a string.

Ans: I change the string to char \* in my structure NODE and CKT. Because using string only copy the string object, not the data it holds. For further information seeing Segmentation fault when using string in structure

2. To put const char\* into char\*, and the data lost.

Ans: Using strdup to keep the data in the structure. The usage shown below strdup, strndup - duplicate a specific number of bytes from a string

3. Variable names have to start with an alphabetic.

Ans: At the beginning, I only use the node name "1gat" (the second entry on the line) to print out. However, errors like the following occur:

Quick Reference for Verilog HDL

# 5. Suggestions

No.