Code - HW5

記憶體積體電路 Memory Circuit Design

電機 4A 109501201 陳緯亭

January 4, 2024




Fig. 1: 4x4 mini 1T1C DRAM array

List. 1: Main code for 4x4 mini 1T1C DRAM array

```
*** 4x4 mini 1T1C DRAM array ***
 1
     *** Basic Sense Amplifier Circuit Diagram - DRAM ***
 2
     *** .protect
 3
     .inc "/home/college/c109501201/Memory/65nm_bulk.pm"
 4
     .inc "/home/college/c109501201/HW5/subskt.sp"
 5
 6
     .unprotect
 7
     .param VCC = 1
 8
     .param VOVER = 'VCC + 0.5'
 9
10
     .global VSS! VCC!
11
12
     VCC
         VCC! O
                   dc VCC
13
     VSS VSS! 0
14
15
     .IC V(SAN) = 0
     .IC V(SAP) = 0
16
17
     VWL
                   VSS! pulse(0 'VCC+0.5' -5ns 0.05ns 0.05ns 12ns 14ns)
18
```

```
VINPUT INPUT VSS! pulse(0 VCC 0.5ns 0.05ns 0.05ns 13.5ns 25ns)
19
20
21
    VWE
                 VSS! pulse(0 'VCC+0.5' 0.5ns 0.05ns 0.05ns 6ns 14ns)
                 VSS! pulse(VCC 0
                                         -6ns 0.05ns 0.05ns 13ns 14ns)
22
    VEQ
            EQ
    VCSL
            CSL
                 VSS! pulse(0 'VCC+0.5' 0.5ns 0.05ns 0.05ns 5.5ns 13ns)
23
    VHVCC HVCC VSS! dc VCC/2
24
25
    xinvinput INPUT INPUTB inv Wp = 0.2 Wn = 0.1
26
27
    xbuf INPUT
28
                IN
                       buf
29
    xbufB INPUTB INB
                       buf
30
    *** Write Enable
31
32
    MNWE1
           IN
                 WE OUT
                           gnd nmos w = 10u l = 65n
                WE OUTB gnd nmos w = 10u l = 65n
    MNWE2
           INB
33
34
35
36
    MNCSL1
           OUT
                  CSL
                        BL
                             gnd
                                 nmos w = 20u l = 65n
    MNCSL2
            OUTB CSL
                        BLB gnd
37
                                 nmos w = 20u l = 65n
38
39
    *** Voltage Equalization Circuit
          BL EQ BLB
40
                          GND
    MNEQR
                              nmos w = 6u l = 650n
    MNEQL1 BL EQ HVCC GND
                              nmos w = 6u l = 650n
41
    MNEQL2 HVCC EQ BLB
42
                          GND
                              nmos w = 6u 1 = 650n
43
44
    *** Sensing Circuit
45
    MNSC1
           BL BLB SAN
                        GND nmos w = 5u l = 100n
46
    MNSC2
          SAN BL BLB GND nmos w = 5u l = 100n
47
    MPSC1 BL BLB SAP VCC! pmos w = 10u l = 100n
    MPSC2 SAP BL BLB VCC! pmos w = 10u l = 100n
48
49
50
    * MNCT
           CO
                     WL
                          BL GND nmos w = 10u l = 65n
51
    MNR
            cref
                    WL
                          BLB GND nmos w = 5u l = 65n
52
53
    * CCT
            c1
                     gnd
                              1p
    CR
54
            cref
                     gnd
                              1p
55
56
                   VSS! dc VCC
57
    VIR1
             IR1
    VIRO
                   VSS! dc 0
58
             IR.O
59
    VIC1
60
             IC1
                   VSS! dc VCC
61
    VICO
             ICO
                   VSS! dc VCC
62
63
    xD1 IR1 IR0 ROW4 ROW3 ROW2 ROW1 D2to4
64
65
    xD2 IC1 IC0 WL COL4 COL3 COL2 COL1 D2to4sen
66
    xinvcol0 COL1 COL1B inv
67
    xinvcol1 COL2 COL2B inv
68
    xinvcol2 COL3 COL3B inv
69
    xinvcol3 COL4 COL4B inv
70
71
    *** SA
72
73
    xTGc0 out1 BL COL1 COL1B TG
    xTGc1 out2 BL COL2 COL2B TG
74
    xTGc2 out3 BL COL3 COL3B TG
75
   xTGc3 out4 BL COL4 COL4B TG
```

```
77
78
79
     *** Grounded
80
     MNGO out1 COL1B gnd gnd nmos w = 0.1u l = 65n
     MNG1 out2 COL2B gnd gnd nmos w = 0.1u l = 65n
81
82
     MNG2 out3 COL3B gnd gnd nmos w = 0.1u l = 65n
     MNG3 out4 COL4B gnd gnd nmos w = 0.1u l = 65n
83
84
85
86
87
88
     .param W1 = 6u
                                  nmos w = W1 l = 65n
     MN11 out1 ROW1 c11 gnd
89
     MN12 out2 ROW1 c12
90
                                  nmos w = W1 l = 65n
                           gnd
     MN13 out3
91
                                  nmos w = W1 l = 65n
                 ROW1 c13
                           gnd
92
     MN14 out4
                 ROW1 c14
                           gnd
                                  nmos w = W1 l = 65n
93
94
     MN21 out1 ROW2 c21
                                  nmos w = W1 1 = 65n
                            gnd
95
     MN22 out2 ROW2 c22
                            gnd
                                  nmos w = W1 l = 65n
     MN23 out3
                 ROW2 c23
                                  nmos w = W1 l = 65n
96
                            gnd
97
     MN24 out4 ROW2 c24
                           gnd
                                  nmos w = W1 1 = 65n
98
99
     MN31 out1
                 ROW3 c31
                            gnd
                                  nmos w = W1 l = 65n
                                  nmos w = W1 l = 65n
100
     MN32 out2
                 ROW3 c32
                            gnd
                                  nmos w = W1 l = 65n
101
     MN33 out3
                 ROW3 c33
                            gnd
102
     MN34 out4 ROW3 c34
                           gnd
                                  nmos w = W1 l = 65n
103
104
     MN41 out1 ROW4 c41
                           gnd
                                  nmos w = W1 l = 65n
105
     MN42 out2 ROW4 c42
                                  nmos w = W1 1 = 65n
                           gnd
     MN43 out3 ROW4 c43
106
                                  nmos w = W1 l = 65n
                           gnd
     MN44 out4
107
                 ROW4 c44
                           gnd
                                  nmos w = W1 l = 65n
108
109
     *** Initialize
     .IC V(c11) = VCC
110
111
     .IC V(c12) = VCC
     .IC V(c13) = VCC
112
     .IC V(c14) = VCC
113
     .IC\ V(c21) = 0
114
115
     .IC\ V(c22) = 0
     .IC\ V(c23) = 0
116
     .IC V(c24) = VCC
117
118
     .IC\ V(c31) = 0
119
     .IC\ V(c32) = 0
     .IC V(c33) = 0
120
     .IC V(c34) = 0
121
     .IC V(c41) = VCC
122
123
     .IC\ V(c42) = 0
124
     .IC\ V(c43) = 0
125
     .IC\ V(c44) = 0
126
127
     .param Cp = 1p
128
     C11
             c11
                     gnd
                              Ср
129
     C12
             c12
                     gnd
                              Ср
130
     C13
             c13
                     gnd
                              Ср
131
     C14
             c14
                     gnd
                              Ср
132
133
     C21
             c21
                     gnd
                              Ср
134
     C22
             c22
                     gnd
                              Ср
```

```
135
     C23
           c23
                  gnd
                             Ср
136
     C24
             c24
                     gnd
                             Ср
137
138
     C31
             c31
                     gnd
                             Ср
139
     C32
             c32
                     gnd
                             Ср
140
     C33
             c33
                     gnd
                             Ср
141
             c34
     C34
                     gnd
                             Ср
142
           c41
143
     C41
                     gnd
                             Ср
144
     C42
             c42
                     gnd
                             Ср
145
     C43
             c43
                     gnd
                             Ср
146
     C44
             c44
                             Ср
                     gnd
147
148
149
     .tran
            1p
                    28ns
150
151
     .option post
152
     .end
```

List. 2: Sub-Circuits

```
*** subcircuit ***
1
    ***inverter
 3
    .subckt inv in out Wp = 0.1 Wn = 0.065
 4
    Mp out in VCC! VCC! pmos w= 'Wp * 1u' l=65n m=1
    Mn out in VSS! VSS! nmos w= 'Wn * 1u' l=65n m=1
 5
    .ends
7
    *** TG: Transmission Gate
8
     .subckt TG in out en enbar Wp = 0.4 Wn = 0.2
    Mp out enbar in VCC! pmos w= 'Wp * 1u' l=65n m=1
9
10
    Mn out en in VSS! nmos w= 'Wn * 1u' l=65n m=1
11
    .ends
12
    *** buf : buffer
13
14
    .subckt buf in out
15
    xinv1 in 1 inv Wp = 10 Wn = 1
    xinv2 1 out inv Wp = 20 Wn = 1
16
17
     .ends
18
19
    *** D2to4 : 2 to 4 decoder
    .subckt D2to4 in1 in0 out3 out2 out1 out0
20
    xinv0 in1 in1B inv
21
    xinv1 in0 in0B inv
23
24
    xAND1 in1B in0B out0 AND Wp = 0.2 Wn = 0.1
    xAND2 in1B in0 out1 AND Wp = 0.2 Wn = 0.1
25
    xAND3 in1 inOB out2 AND Wp = 0.2 Wn = 0.1
26
27
    xAND4 in1 in0 out3 AND Wp = 0.2 Wn = 0.1
28
    .ends
29
30
    *** D2to4 : 2 to 4 decoder Having SA enabler
     .subckt D2to4sen in1 in0 sen out3 out2 out1 out0
31
    xinv0 in1 in1B inv
32
33
    xinv1 in0 in0B inv
34
35
    xAND1 in1B in0B sen out0 AND3 Wp = 0.2 Wn = 0.1
    xAND2 in1B in0 sen out1 AND3 Wp = 0.2 Wn = 0.1
    xAND3 in1 in0B sen out2 AND3 Wp = 0.2 Wn = 0.1
```

```
38 xAND4 in1 in0 sen out3 AND3 Wp = 0.2 Wn = 0.1
     .ends
39
40
41
42
     *** AND Gate for 2 inputs
     .subckt AND in1 in2 out Wp = 0.2 Wn = 0.1
43
                     gnd gnd nmos w= 'Wn * 1u' l=65n m=1
1 gnd nmos w= 'Wn * 1u' l=65n m=1
44
     Mn1 1 in1
     Mn2 nout in2
45
46
     47
48
     xinv nout out inv
49
50
     .ends
51
52
     *** AND for 3 inputs
     .subckt AND3 in1 in2 in3 out Wp = 0.2 Wn = 0.1
53
54
     Mn1 1 in1 gnd gnd nmos w= 'Wn * 1u' l=65n m=1
                     1 gnd nmos w= 'Wn * 1u' l=65n m=1
2 gnd nmos w= 'Wn * 1u' l=65n m=1
55
     Mn2 2 in2
56
     Mn3 nout in3
57
58
                     VCC! VCC! pmos w= 'Wp * 1u' l=65n m=1

VCC! VCC! pmos w= 'Wp * 1u' l=65n m=1

VCC! VCC! pmos w= 'Wp * 1u' l=65n m=1
59
     Mp1 nout in1
     Mp2 nout in2
Mp3 nout in3
60
61
62
     xinv nout out inv
63
    .ends
64
```