Code - HW2

記憶體積體電路 Memory Circuit Design

電機 4A 109501201 陳緯亭

January 11, 2024

1. DC Analysis

1.1. 6T SRAM

```
做 Decouple, 畫雙曲線。
```

要 RSNM 圖, X-Y 軸分別為 VIN-Q1, 和 Q1-VIN。

要 WNM 圖, X-Y 軸分別為 VIN-Q1, 和 Q2-VIN。



Fig. 1: Decouple (to VDD)

Fig. 2: Decouple (to GND)

List. 1: DC Analysis - 6T SRAM

```
*** SRAM 6T curve ***
 1
 2
     *** .protect
 3
     .inc "/home/college/c109501201/Memory/65nm_bulk.pm"
 4
     .unprotect
 5
     ***
 6
     .param V1 = 1
     .param V08 = 0.8
 7
     .param V06 = 0.6
 8
9
     .param V04 = 0.4
10
     .global VDD1! VSS! VDD08! VDD06! VDD04!
11
12
            VDD1! 0
     VDD1
                       dc V1
     VDD08 VDD08! 0
13
                       dc V08
14
     VDD06
           VDD06! 0
                       dc V06
           VDD04! 0
15
     VDD04
                       dc V04
     VSS
            VSS! 0
                      dc 0
16
17
     ***inverter
```

```
** Mos D G S B
19
    ** .ic 是初始偏壓值
20
    .subckt inv in out Wp = 1 Wn = 1 VDD = V1
21
22
    .ic VDD! = VDD
    Mp out in VDD! VDD! pmos w= 'Wp * 1u' l=65n m=1
    Mn out in VSS! VSS! nmos w= Wn * 1u l=65n m=1
24
25
     .ends
26
27
    *** source
28
    va vin gnd
29
30
31
    *** Vdd = 1V read write
    xinv1 vin 1 inv VDD = V1 Wp = 0.25 Wn = 0.2
32
    Mn1 VDD1! VDD1! 1 gnd nmos w = 0.2u l = 0.065u
33
35
    *** Vdd = 1V write
    xinv5 vin 5 inv VDD = V1 Wp = 0.25 Wn = 0.2
36
37
    Mn5 5 VDD1! gnd gnd nmos w = 0.2u l = 0.065u
38
39
    *** Vdd = 0.8V read write
    xinv2 vin 2 inv VDD = V08 Wp = 0.25 Wn = 0.2
40
41
    Mn2 VDD08! VDD08! 2 gnd nmos w = 0.2u 1 = 0.065u
42
43
    *** Vdd = 0.8V write
    xinv6 vin 6 inv VDD = V08 Wp = 0.25 Wn = 0.2
44
45
    Mn6 6 VDD08! gnd gnd nmos w = 0.2u 1 = 0.065u
46
    *** Vdd = 0.6V read write
47
    xinv3 vin 3 inv VDD = V06 Wp = 0.25 Wn = 0.2
48
    Mn3 VDD06! VDD06! 3 gnd nmos w = 0.2u 1 = 0.065u
49
50
    *** Vdd = 0.6V write
51
    xinv7 vin 7 inv VDD = V06 Wp = 0.25 Wn = 0.2
52
    Mn7 7 VDD06! gnd gnd nmos w = 0.2u \ 1 = 0.065u
54
55
    *** Vdd = 0.4V read write
    xinv4 vin 4 inv VDD = VO4 Wp = 0.15 Wn = 0.1
56
57
    Mn4 VDD04! VDD04! 4 gnd nmos w = 0.3u l = 0.1u
58
59
    *** Vdd = 0.4V write write
60
    xinv8 vin 8 inv VDD = V04 Wp = 0.15 Wn = 0.1
    Mn8 8 VDD04! gnd gnd nmos w = 0.3u l = 0.1u
61
62
63
    *** only the first dc is effective
64
     .dc va 0 V06 0.02V
     .dc va 0 V08 0.02V
66
    .dc va 0 V1 0.02V
    .dc va 0 V04 0.01V
67
68
    .option post
    .end
```

1.2. 8T SRAM

```
做 Decouple, 畫雙曲線。
要 RSNM 圖, X-Y 軸分別為 Q-QB, 和 QB-Q。
```

要 WNM 圖, X-Y 軸分別為 Q-QB, 和 QB1-Q。




Fig. 3: Decouple (to VDD)

Fig. 4: Decouple (to GND)

List. 2: DC Analysis - 8T SRAM

```
* 8T SRAM Cell - HSPICE Netlist
 1
 2
     * .protect
 3
     .include "/home/college/c109501201/Memory/65nm_bulk.pm"
 4
     .unprotect
 5
 6
     * Parameters
 7
     .param V1 = 1
 8
     .param V08 = 0.8
 9
     .param V06 = 0.6
10
     .param V04 = 0.4
11
12
     *** 改這裡
13
     .param VDD = V04
14
15
     * Global Nodes
16
17
     .global VDD! VSS!
     * Power Supplies
18
19
     VDD
           VDD! 0 dc VDD
20
     VSS
            VSS! 0 dc 0
21
22
     * Inverter Subcircuit
23
     .subckt inv in out Wp=1 Wn=1 VDD=VDD
24
     .IC VDD = VDD
     Mpos out in VDD VDD PMOS L=65n W='Wp*1u' AD=1 PD=1
25
     Mneg out in VSS! VSS! NMOS L=65n W='Wn*1u' AD=1 PD=1
26
27
     .ends
28
29
     * Source
30
     VBLB BLB GND dc VDD
31
     ** 注意 WL = OV
32
     Vw WL GND dc 0
33
     VRDWL RDWL O dc VDD
     VRDBL RDBL O dc VDD
34
35
     VQ Q 0 dc 0
     Vwl1 WL1 GND dc VDD
36
37
     VBLO BLO GND dc 0
     VRDWO RDWO GND dc 0
38
39
     .param p1 = 0.7
40
     .param n1 = 0.4
    .param w1 = 0.6u
41
```

```
42
     .param 11 = 0.065u
43
     * Read Operation
     MN8 RDBL RDWL X GND NMOS W=w1 L=11
44
    MN9 X QB GND GND NMOS W=w1 L=11
45
46
     xinv2 Q QB inv VDD=VDD Wp=p1 Wn= n1
    MN5 BLB WL QB GND NMOS W=w1 L=11
47
48
49
     * Write Operation
50
     MN81 RDBL RDWO X1 GND NMOS W=w1 L=11
    MN91 X1 QB1 GND GND NMOS W=w1 L=11
51
     xinv4 Q QB1 inv VDD=VDD Wp=p1 Wn= n1
52
53
     MN51 BLO WL1 QB1 GND NMOS W=w1 L=11
54
55
     * DC Analysis
     .dc VQ 0 VDD 0.01V
56
57
58
     .option post
59
     .end
```

2. Transient Analysis

2.1. 6T SRAM




Fig. 5: Transient Analysis - 6T SRAM

List. 3: Transient Analysis - 6T SRAM

```
1 *** SRAM6T Transient Analysis ***
2 *** .protect
```

```
.inc "/home/college/c109501201/Memory/65nm_bulk.pm"
 4
     .unprotect
 5
     ***
 6
 7
     .param VDD = 0.8
 8
     .global VSS! VDD!
9
10
     VDD VDD! 0 dc VDD
           VSS! 0 dc 0
11
12
13
    ***inverter
14
    ** Mos D G S B
15
    ** .ic 是初始偏壓值
     .subckt inv in out Wp = 1 Wn = 1
16
    Mp out in VDD! VDD! pmos w= 'Wp * 1u' l=65n m=1
17
    Mn out in VSS! VSS! nmos w= 'Wn * 1u' l=65n m=1
18
19
    .ends
20
21
          WL VSS! pulse(VDD OV Ons 0.05ns 0.05ns 2ns 4ns)
    VPRE PRE VSS! pulse(OV VDD -1ns 0.05ns 0.05ns 5ns 8ns)
23
          WE VSS! pulse(OV VDD Ons 0.05ns 0.05ns 4ns 8ns)
          D VSS! pulse(VDD 0 Ons 0.05ns 0.05ns 8ns 16ns)
24
    VDB DBbar VSS! pulse(0 VDD Ons 0.05ns 0.05ns 8ns 16ns)
25
26
    xweb WE WEB inv Wp = 0.25 Wn = 0.2
27
    Mpl BL PRE VDD! VDD! pmos w = 0.1u l = 65n
28
29
    Mp2 BLB PRE VDD! VDD! pmos w = 0.1u l = 65n
30
31
    Mn1 D
              WE BL gnd nmos w = 0.1u l = 65n
              WEB BL gnd pmos w = 0.1u l = 65n
32
33
    Mn2 DBbar WE BLB gnd nmos w = 0.1u l = 65n
    Mp4 DBbar WEB BLB gnd pmos w = 0.1u\ 1 = 65n
34
35
     *** read source
    * Vpre pre VSS! pulse(0V 0.8V 0.5ns 0.05ns 0.05ns 2ns 4ns)
36
37
    *** 要改
38
    * .IC V(Q) = VDD
39
     * VBL preBL VSS! pulse(0.8V OV Ons 0.05ns 0.05ns 4ns 16ns)
40
41
    * VBLB preBLB VSS! pulse(OV 0.8V Ons 0.05ns 0.05ns 8ns 12ns)
     * .IC V(BL)=VDD
42
43
    * .IC V(BLB)=VDD
44
45
    *** Write Source
46
     * .IC V(Q) = 0
     * vblin BL VSS! pulse(OV 0.8V Ons 0.5ns 0.5ns 1ns 4ns)
47
48
     * vblbin BLB VSS! pulse(0.8V OV Ons 0.5ns 0.5ns 1ns 4ns)
49
50
    xinv1 QB Q inv Wp = 0.25 Wn = 0.2
51
    Mn6 Q WL BL gnd nmos w = 0.3u l = 0.2u
52
    xinv2 Q QB inv Wp = 0.25 Wn = 0.2
53
54
    Mn5 QB WL BLB gnd nmos w = 0.3u 1 = 0.2u
55
56
     *** Power Analysis
    .probe PWR_BLB = 'I(Mn5)'*'V(BLB)'
57
    .probe PWR_BL = 'I(Mn6)'*'V(BL)'
58
59
              1p
                   17ns
60 .MEAS TRAN AvgPower AVG(power) FROM=1pS TO=10ns
```

```
61 62 .option post 63 .end
```

2.2. 8T SRAM




Fig. 6: Transient Analysis - 8T SRAM

List. 4: Transient Analysis - 8T SRAM

```
*** SRAM8T Transient Analysis ***
1
 2
    *** .protect
 3
     .inc "/home/college/c109501201/Memory/65nm_bulk.pm"
 4
     .unprotect
 5
     ***
 6
 7
     .param VDD = 0.8
 8
9
     .global VSS! VDD!
10
    VDD VDD! O
                 dc VDD
11
    VSS
            VSS! 0
                      dc 0
12
    ***inverter
13
    ** Mos D G S B
14
15
    ** .ic 是初始偏壓值
     .subckt inv in out Wp = 1 Wn = 1
16
    Mp out in VDD! VDD! pmos w= 'Wp * 1u' l=65n m=1
17
    Mn out in VSS! VSS! nmos w= Wn * 1u l=65n m=1
18
19
     .ends
20
21
22
          WL VSS! pulse(VDD OV Ons 0.05ns 0.05ns 2ns 4ns)
    VPRE PRE VSS! pulse(OV VDD -1ns 0.05ns 0.05ns 5ns 8ns)
```

```
24
           WE VSS! pulse(OV VDD Ons 0.05ns 0.05ns 4ns 8ns)
25
           D VSS! pulse(VDD 0 Ons 0.05ns 0.05ns 8ns 16ns)
     VDB DBbar VSS! pulse(0 VDD Ons 0.05ns 0.05ns 8ns 16ns)
26
27
     VRDWL RDWL VSS! dc VDD
     xweb WE WEB inv Wp = 0.25 Wn = 0.2
29
30
    Mpl RDBL PRE VDD! VDD! pmos w = 0.1u l = 65n
31
32
     Mn1 D
               WE BL gnd nmos w = 0.1u l = 65n
33
    Mp3 D
               WEB BL gnd pmos w = 0.1u l = 65n
34
     Mn2 DBbar WE BLB gnd nmos w = 0.1u l = 65n
35
     Mp4 DBbar WEB BLB gnd pmos w = 0.1u l = 65n
36
     *** Read source
37
     * VRDWL RDWL VSS! pulse(OV 0.8V 0.5ns 0.1ns 0.1ns 1ns 2ns)
38
39
     * VWL WL VSS! dc 0
40
     * .IC V(Q)=VDD
     * .IC V(RDBL)=VDD
41
42
     * VPRE PRE VSS! pulse(OV 0.8V 0.5ns 0.5ns 0.5ns 1ns 2ns)
43
44
     * .IC V(BL)=VDD
45
     * .IC V(BLB)=VDD
46
47
     *** Write source
     * .IC V(Q) = 0
48
     * VWL WL VSS! pulse(0V 0.8V 0.5ns 0.05ns 0.05ns 1ns 2ns)
49
50
     * vblin BL VSS! pulse(OV 0.8V Ons 0.5ns 0.5ns 1ns 4ns)
     * vblbin BLB VSS! pulse(0.8V OV Ons 0.5ns 0.5ns 1ns 4ns)
51
52
     * MPpre RDBL PRE VDD! VDD! pmos W=0.5u L=65n
53
54
55
     xin1 QB Q inv Wp=0.13 Wn=0.13
     MN8 RDBL RDWL X GND NMOS W=0.5u L=65n
56
     MN9 X QB GND GND NMOS W=0.5u L=65n
57
     MN6 BL WL Q GND NMOS W=0.3u L=0.16u
59
     xinv2 Q QB inv Wp=0.13 Wn=0.13
     MN5 BLB WL QB GND NMOS W=0.3u L=0.16u
60
61
62
     *** Power Analysis
     .probe PWR_BLB = 'I(MN5)'*'V(BLB)'
63
     .probe PWR_BL = ||I(MN6)'*'V(BL)||
64
65
66
              1p
     .MEAS TRAN AvgPower AVG(power) FROM=1pS TO=10ns
67
68
     .option post
     .end
```

3. Power Analysis

2、3 題 Code 同一份。

Matlab Code for Question 1

List. 5: Matlab code for Q1

```
% Specify the Excel file path
1
    excelFilePath = "D:\Document\Senior\Memory_Circuit_Design\HW2\SRAM8T.xlsx";
2
3
    % Read data from Excel
    data = xlsread(excelFilePath, 4);
5
6
    close;
7
    % Extract data
    VI = data(:, 1); % Assuming VI is in the first column
8
    VOr = data(:, 2);
9
10
    VOw = data(:, 3);
    %VOgnd = data(:, 2);  % Assuming VO is in the second column
11
12
    %VOVdd = data(:, 3);
13
    % Plot SNM
14
    figure(1);
15
    width=500;% 宽度,像素数
16
17
    height=500;% 高度
18
    left=200;% 距屏幕左下角水平距离
    bottem=200; % 距屏幕左下角垂直距离
19
20
    set(gcf,'position',[left,bottem,width,height])
21
    plot(VI, VOr, 'b-', 'LineWidth', 2);
22
    hold on;
23
    plot(VOr, VI, 'g-', 'LineWidth', 2);
24
    hold on;
25
26
    figure(2);
27
    width=500;% 宽度,像素数
28
    height=500;% 高度
29
    left=200;% 距屏幕左下角水平距离
    bottem=200;% 距屏幕左下角垂直距离
30
31
    set(gcf,'position',[left,bottem,width,height])
32
    plot(VI, VOr, 'b-', 'LineWidth', 2);
33
    hold on;
    plot(VOw, VI, 'g-', 'LineWidth', 2);
34
35
    hold on;
```