

Code - HW3

記憶體積體電路 Memory Circuit Design

電機 4A 109501201 陳緯亭

November 30, 2023

List. 1: Result 1 with overloading - WE, CSL, WL

```
1  *** HW3 Basic Sense Amplifier Circuit Diagram - DRAM ***
2  *** .protect
3  .inc "/home/college/c109501201/Memory/65nm_bulk.pm"
4  .unprotect
5  ***
6
7  .param VCC = 1
8  .param VOVER = 'VCC + 0.5'
9  ***
10 .global VSS! VCC!
11 VCC VCC! 0 dc VCC
12 VSS VSS! 0 dc 0
13
14 ***inverter
15 ** Mos D G S B
16 ** .ic 是初始偏壓值
17 .subckt inv in out Wp = 1 Wn = 1
18 Mp out in VCC! VCC! pmos w= 'Wp * 1u' l=65n m=1
19 Mn out in VSS! VSS! nmos w= 'Wn * 1u' l=65n m=1
20 .ends
21
22 .subckt buf in out
23 xinv1 in 1 inv Wp = 20 Wn = 1
24 xinv2 1 out inv Wp = 40 Wn = 1
25 .ends
26
27 * .IC v(C2)='VCC/2'
28 * .IC v(BL) = 0
29 * .IC v(BLB) = 0
30 .IC V(SAN) = 0
31 .IC V(SAP) = 0
32
33 * VWL WL VSS! pulse('VCC+0.4' 0 -0.5ns 0.05ns 0.05ns 2.5ns 10ns)
34 * VINPUT INPUT VSS! pulse(0 VCC -0.5ns 0.05ns 0.05ns 10ns 20ns)
35 * VPRE PRE VSS! pulse(VCC 0 0.5ns 0.05ns 0.05ns 2.5ns 10ns)
36 * VWE WE VSS! pulse(VCC 0 -0.5ns 0.05ns 0.05ns 5ns 10ns)
37 * VEQ EQ VSS! pulse(0 VCC 0.5ns 0.05ns 0.05ns 2ns 10ns)
38 * VCSL CSL VSS! pulse(VCC 0 -0.5ns 0.05ns 0.05ns 4ns 10ns)
39 * VHVCC HVCC VSS! dc VCC/2
40
41
```

```

42 VWL      WL      VSS! pulse(0 'VCC+0.5' 0.5ns 0.05ns 0.05ns 8.5ns 10ns)
43 VINPUT   INPUT  VSS! pulse(0      VCC 0.5ns 0.05ns 0.05ns 13.5ns 25ns)
44 * VPRES   PRE    VSS! pulse(0      VCC -0.5ns 0.05ns 0.05ns 9.5ns 10ns)
45 VWE      WE     VSS! pulse(0 'VCC+0.5' 0.5ns 0.05ns 0.05ns 3ns 14ns)
46 VEQ      EQ     VSS! pulse(VCC 0 0ns 0.05ns 0.05ns 9ns 10ns)
47 VCSL     CSL    VSS! pulse(0 'VCC+0.5' 0.5ns 0.05ns 0.05ns 4ns 13ns)
48 VHVCC    HVCC   VSS! dc VCC/2
49
50 xinvinput INPUT INPUTB inv Wp = 0.2 Wn = 0.1
51 * xinvinput1 INPUTB INPUT inv Wp = 0.2 Wn = 0.1
52 * xinout   OUT    OUTB  inv Wp = 0.2 Wn = 0.1
53 * xinout1  OUTB   OUT    inv Wp = 0.2 Wn = 0.1
54 * xinbbit  BL     BLB    inv Wp = 0.2 Wn = 0.1
55 * xinbbit1 BLB    BL     inv Wp = 0.2 Wn = 0.1
56
57
58 xbuf      INPUT  IN      buf
59 xbufB     INPUTB INB     buf
60
61 *** Write Enable
62 MNWE1     IN     WE     OUT   gnd  nmos w = 10u l = 65n
63 MNWE2     INB    WE     OUTB  gnd  nmos w = 10u l = 65n
64
65
66 MNCSL1    OUT    CSL     BL    gnd  nmos w = 10u l = 65n
67 MNCSL2    OUTB   CSL     BLB   gnd  nmos w = 10u l = 65n
68
69 *** Voltage Equalization Circuit
70 MNEQR     BL     EQ     BLB   GND   nmos w = 6u l = 650n
71 MNEQL1    BL     EQ     HVCC  GND   nmos w = 6u l = 650n
72 MNEQL2    HVCC  EQ     BLB   GND   nmos w = 6u l = 650n
73
74 *** Sensing Circuit
75 MNCS1     BL     BLB    SAN    GND   nmos w = 5u l = 100n
76 MNCS2     SAN    BL     BLB    GND   nmos w = 5u l = 100n
77 MPSC1     BL     BLB    SAP    VCC!  pmos w = 10u l = 100n
78 MPSC2     SAP    BL     BLB    VCC!  pmos w = 10u l = 100n
79
80 * XSAN     BL     BLB    inv Wp = 0.2 Wn = 0.1
81
82 MNCT       BL     WL     c1     GND   nmos w = 5u l = 65n
83 MNR        c2     WL     BLB    GND   nmos w = 5u l = 65n
84
85 CCT        c1     gnd     1p
86 CR         c2     gnd     1p
87
88 * MPRE1     SAN     PRE     VCC!  VCC!  pmos w = 10u l = 65n
89 * MPRE2     SAP     PRE     VCC!  VCC!  pmos w = 10u l = 65n
90
91 * .probe PWR_BLB = 'I(Mn5)'*V(BLB)'
92 * .probe PWR_BL  = 'I(Mn6)'*V(BL)'
93 .tran      1p      28ns
94 * .MEAS TRAN AvgPower AVG(power) FROM=1pS TO=10ns
95
96
97 .option post
98 .end

```

List. 2: Result 2 with overloading - WL

```

1  *** HW3 Basic Sense Amplifier Circuit Diagram - DRAM ***
2  *** .protect
3  .inc "/home/college/c109501201/Memory/65nm_bulk.pm"
4  .unprotect
5  ***
6
7  .param VCC = 1
8  .param VOVER = 'VCC + 0.5'
9  ***
10 .global VSS! VCC!
11 VCC VCC! 0    dc VCC
12 VSS VSS! 0    dc 0
13
14 ***inverter
15 ** Mos D G S B
16 ** .ic 是初始偏壓值
17 .subckt inv in out Wp = 1 Wn = 1
18 Mp out in VCC! VCC! pmos w= 'Wp * 1u' l=65n m=1
19 Mn out in VSS! VSS! nmos w= 'Wn * 1u' l=65n m=1
20 .ends
21
22 .subckt buf in out
23 xinv1 in 1 inv Wp = 20 Wn = 1
24 xinv2 1 out inv Wp = 40 Wn = 1
25 .ends
26
27 * .IC v(C2)='VCC/2'
28 * .IC v(BL) = 0
29 * .IC v(BLB) = 0
30 .IC V(SAN) = 0
31 .IC V(SAP) = 0
32
33 * VWL      WL      VSS! pulse('VCC+0.4' 0 -0.5ns 0.05ns 0.05ns 2.5ns 10ns)
34 * VINPUT   INPUT   VSS! pulse(0          VCC -0.5ns 0.05ns 0.05ns 10ns 20ns)
35 * VPRE     PRE     VSS! pulse(VCC        0 0.5ns 0.05ns 0.05ns 2.5ns 10ns)
36 * VWE      WE      VSS! pulse(VCC        0 -0.5ns 0.05ns 0.05ns 5ns 10ns)
37 * VEQ      EQ      VSS! pulse(0          VCC 0.5ns 0.05ns 0.05ns 2ns 10ns)
38 * VCSL     CSL     VSS! pulse(VCC        0 -0.5ns 0.05ns 0.05ns 4ns 10ns)
39 * VHVCC    HVCC    VSS! dc VCC/2
40
41
42 VWL      WL      VSS! pulse(0 'VCC+0.5' 0.5ns 0.05ns 0.05ns 8.5ns 10ns)
43 VINPUT   INPUT   VSS! pulse(0          VCC 0.5ns 0.05ns 0.05ns 13.5ns 25ns)
44 * VPRE     PRE     VSS! pulse(0          VCC -0.5ns 0.05ns 0.05ns 9.5ns 10ns)
45 VWE      WE      VSS! pulse(0 'VCC' 0.5ns 0.05ns 0.05ns 3ns 14ns)
46 VEQ      EQ      VSS! pulse(VCC        0 0ns 0.05ns 0.05ns 9ns 10ns)
47 VCSL     CSL     VSS! pulse(0 'VCC' 0.5ns 0.05ns 0.05ns 4ns 13ns)
48 VHVCC    HVCC    VSS! dc VCC/2
49
50 xinvinut INPUT INPUTB inv Wp = 0.2 Wn = 0.1
51 * xinvinut1 INPUTB INPUT inv Wp = 0.2 Wn = 0.1
52 * xinout    OUT    OUTB inv Wp = 0.2 Wn = 0.1
53 * xinout1   OUTB   OUT  inv Wp = 0.2 Wn = 0.1
54 * xinbbit   BL     BLB  inv Wp = 0.2 Wn = 0.1
55 * xinbbit1  BLB    BL   inv Wp = 0.2 Wn = 0.1
56
57

```

```

58 xbuf INPUT IN buf
59 xbufB INPUTB INB buf
60
61 *** Write Enable
62 MNWE1 IN WE OUT gnd nmos w = 10u l = 65n
63 MNWE2 INB WE OUTB gnd nmos w = 10u l = 65n
64
65
66 MNCSL1 OUT CSL BL gnd nmos w = 10u l = 65n
67 MNCSL2 OUTB CSL BLB gnd nmos w = 10u l = 65n
68
69 *** Voltage Equalization Circuit
70 MNEQR BL EQ BLB GND nmos w = 6u l = 650n
71 MNEQL1 BL EQ HVCC GND nmos w = 6u l = 650n
72 MNEQL2 HVCC EQ BLB GND nmos w = 6u l = 650n
73
74 *** Sensing Circuit
75 MNCS1 BL BLB SAN GND nmos w = 5u l = 100n
76 MNCS2 SAN BL BLB GND nmos w = 5u l = 100n
77 MPSC1 BL BLB SAP VCC! pmos w = 10u l = 100n
78 MPSC2 SAP BL BLB VCC! pmos w = 10u l = 100n
79
80 * XSAN BL BLB inv Wp = 0.2 Wn = 0.1
81
82 MNCT BL WL c1 GND nmos w = 5u l = 65n
83 MNR c2 WL BLB GND nmos w = 5u l = 65n
84
85 CCT c1 gnd 1p
86 CR c2 gnd 1p
87
88 * MPRE1 SAN PRE VCC! VCC! pmos w = 10u l = 65n
89 * MPRE2 SAP PRE VCC! VCC! pmos w = 10u l = 65n
90
91 * .probe PWR_BLB = 'I(Mn5)'*V(BLB)'
92 * .probe PWR_BL = 'I(Mn6)'*V(BL)'
93 .tran 1p 28ns
94 * .MEAS TRAN AvgPower AVG(power) FROM=1pS TO=10ns
95
96
97 .option post
98 .end

```