

# Code - HW5

# 記憶體積體電路 Memory Circuit Design

電機 4A 109501201 陳緯亭

January 4, 2024




Fig. 1: 4x4 mini 1T1C DRAM array

List. 1: Main code for 4x4 mini 1T1C DRAM array

```

1  *** 4x4 mini 1T1C DRAM array ***
2  *** Basic Sense Amplifier Circuit Diagram - DRAM ***
3  *** .protect
4  .inc "/home/college/c109501201/Memory/65nm_bulk.pm"
5  .inc "/home/college/c109501201/HW5/subskt.sp"
6  .unprotect
7
8  .param VCC = 1
9  .param VOVER = 'VCC + 0.5'
10 ***
11 .global VSS! VCC!
12 VCC VCC! 0 dc VCC
13 VSS VSS! 0 dc 0
14
15 .IC V(SAN) = 0
16 .IC V(SAP) = 0
17
18 VWL WL VSS! pulse(0 'VCC+0.5' -5ns 0.05ns 0.05ns 12ns 14ns)

```

```

19 VINPUT INPUT VSS! pulse(0 VCC 0.5ns 0.05ns 0.05ns 13.5ns 25ns)
20
21 VWE WE VSS! pulse(0 'VCC+0.5' 0.5ns 0.05ns 0.05ns 6ns 14ns)
22 VEQ EQ VSS! pulse(VCC 0 -6ns 0.05ns 0.05ns 13ns 14ns)
23 VCSL CSL VSS! pulse(0 'VCC+0.5' 0.5ns 0.05ns 0.05ns 5.5ns 13ns)
24 VHVCC HVCC VSS! dc VCC/2
25
26 xinvinput INPUT INPUTB inv Wp = 0.2 Wn = 0.1
27
28 xbuf INPUT IN buf
29 xbufB INPUTB INB buf
30
31 *** Write Enable
32 MNWE1 IN WE OUT gnd nmos w = 10u l = 65n
33 MNWE2 INB WE OUTB gnd nmos w = 10u l = 65n
34
35
36 MNCSL1 OUT CSL BL gnd nmos w = 20u l = 65n
37 MNCSL2 OUTB CSL BLB gnd nmos w = 20u l = 65n
38
39 *** Voltage Equalization Circuit
40 MNEQR BL EQ BLB GND nmos w = 6u l = 650n
41 MNEQL1 BL EQ HVCC GND nmos w = 6u l = 650n
42 MNEQL2 HVCC EQ BLB GND nmos w = 6u l = 650n
43
44 *** Sensing Circuit
45 MNSC1 BL BLB SAN GND nmos w = 5u l = 100n
46 MNSC2 SAN BL BLB GND nmos w = 5u l = 100n
47 MPSC1 BL BLB SAP VCC! pmos w = 10u l = 100n
48 MPSC2 SAP BL BLB VCC! pmos w = 10u l = 100n
49
50 * MNCT CO WL BL GND nmos w = 10u l = 65n
51 MNR cref WL BLB GND nmos w = 5u l = 65n
52
53 * CCT c1 gnd 1p
54 CR cref gnd 1p
55
56
57 VIR1 IR1 VSS! dc VCC
58 VIRO IRO VSS! dc 0
59
60 VIC1 IC1 VSS! dc VCC
61 VICO ICO VSS! dc VCC
62
63
64 xD1 IR1 IRO ROW4 ROW3 ROW2 ROW1 D2to4
65 xD2 IC1 ICO WL COL4 COL3 COL2 COL1 D2to4sen
66
67 xinvc0 COL1 COL1B inv
68 xinvc1 COL2 COL2B inv
69 xinvc2 COL3 COL3B inv
70 xinvc3 COL4 COL4B inv
71
72 *** SA
73 xTGc0 out1 BL COL1 COL1B TG
74 xTGc1 out2 BL COL2 COL2B TG
75 xTGc2 out3 BL COL3 COL3B TG
76 xTGc3 out4 BL COL4 COL4B TG

```

```

77
78
79 *** Grounded
80 MNG0 out1 COL1B gnd gnd nmos w = 0.1u l = 65n
81 MNG1 out2 COL2B gnd gnd nmos w = 0.1u l = 65n
82 MNG2 out3 COL3B gnd gnd nmos w = 0.1u l = 65n
83 MNG3 out4 COL4B gnd gnd nmos w = 0.1u l = 65n
84
85
86
87
88 .param W1 = 6u
89 MN11 out1 ROW1 c11 gnd nmos w = W1 l = 65n
90 MN12 out2 ROW1 c12 gnd nmos w = W1 l = 65n
91 MN13 out3 ROW1 c13 gnd nmos w = W1 l = 65n
92 MN14 out4 ROW1 c14 gnd nmos w = W1 l = 65n
93
94 MN21 out1 ROW2 c21 gnd nmos w = W1 l = 65n
95 MN22 out2 ROW2 c22 gnd nmos w = W1 l = 65n
96 MN23 out3 ROW2 c23 gnd nmos w = W1 l = 65n
97 MN24 out4 ROW2 c24 gnd nmos w = W1 l = 65n
98
99 MN31 out1 ROW3 c31 gnd nmos w = W1 l = 65n
100 MN32 out2 ROW3 c32 gnd nmos w = W1 l = 65n
101 MN33 out3 ROW3 c33 gnd nmos w = W1 l = 65n
102 MN34 out4 ROW3 c34 gnd nmos w = W1 l = 65n
103
104 MN41 out1 ROW4 c41 gnd nmos w = W1 l = 65n
105 MN42 out2 ROW4 c42 gnd nmos w = W1 l = 65n
106 MN43 out3 ROW4 c43 gnd nmos w = W1 l = 65n
107 MN44 out4 ROW4 c44 gnd nmos w = W1 l = 65n
108
109 *** Initialize
110 .IC V(c11) = VCC
111 .IC V(c12) = VCC
112 .IC V(c13) = VCC
113 .IC V(c14) = VCC
114 .IC V(c21) = 0
115 .IC V(c22) = 0
116 .IC V(c23) = 0
117 .IC V(c24) = VCC
118 .IC V(c31) = 0
119 .IC V(c32) = 0
120 .IC V(c33) = 0
121 .IC V(c34) = 0
122 .IC V(c41) = VCC
123 .IC V(c42) = 0
124 .IC V(c43) = 0
125 .IC V(c44) = 0
126
127 .param Cp = 1p
128 C11 c11 gnd Cp
129 C12 c12 gnd Cp
130 C13 c13 gnd Cp
131 C14 c14 gnd Cp
132
133 C21 c21 gnd Cp
134 C22 c22 gnd Cp

```

```

135 C23      c23      gnd      Cp
136 C24      c24      gnd      Cp
137
138 C31      c31      gnd      Cp
139 C32      c32      gnd      Cp
140 C33      c33      gnd      Cp
141 C34      c34      gnd      Cp
142
143 C41      c41      gnd      Cp
144 C42      c42      gnd      Cp
145 C43      c43      gnd      Cp
146 C44      c44      gnd      Cp
147
148
149 .tran      1p      28ns
150
151 .option post
152 .end

```

List. 2: Sub-Circuits

```

1  *** subcircuit ***
2  ***inverter
3  .subckt inv in out Wp = 0.1 Wn = 0.065
4  Mp out in VCC! VCC! pmos w= 'Wp * 1u' l=65n m=1
5  Mn out in VSS! VSS! nmos w= 'Wn * 1u' l=65n m=1
6  .ends
7  *** TG : Transmission Gate
8  .subckt TG in out en enbar Wp = 0.4 Wn = 0.2
9  Mp out enbar in VCC! pmos w= 'Wp * 1u' l=65n m=1
10 Mn out en in VSS! nmos w= 'Wn * 1u' l=65n m=1
11 .ends
12
13 *** buf : buffer
14 .subckt buf in out
15 xinv1 in 1 inv Wp = 10 Wn = 1
16 xinv2 1 out inv Wp = 20 Wn = 1
17 .ends
18
19 *** D2to4 : 2 to 4 decoder
20 .subckt D2to4 in1 in0 out3 out2 out1 out0
21 xinv0 in1 in1B inv
22 xinv1 in0 in0B inv
23
24 xAND1 in1B in0B out0 AND Wp = 0.2 Wn = 0.1
25 xAND2 in1B in0 out1 AND Wp = 0.2 Wn = 0.1
26 xAND3 in1 in0B out2 AND Wp = 0.2 Wn = 0.1
27 xAND4 in1 in0 out3 AND Wp = 0.2 Wn = 0.1
28 .ends
29
30 *** D2to4 : 2 to 4 decoder Having SA enabler
31 .subckt D2to4sen in1 in0 sen out3 out2 out1 out0
32 xinv0 in1 in1B inv
33 xinv1 in0 in0B inv
34
35 xAND1 in1B in0B sen out0 AND3 Wp = 0.2 Wn = 0.1
36 xAND2 in1B in0 sen out1 AND3 Wp = 0.2 Wn = 0.1
37 xAND3 in1 in0B sen out2 AND3 Wp = 0.2 Wn = 0.1

```

```

38 xAND4 in1 in0 sen out3 AND3 Wp = 0.2 Wn = 0.1
39 .ends
40
41
42 *** AND Gate for 2 inputs
43 .subckt AND in1 in2 out Wp = 0.2 Wn = 0.1
44 Mn1 1 in1 gnd gnd nmos w= 'Wn * 1u' l=65n m=1
45 Mn2 nout in2 1 gnd nmos w= 'Wn * 1u' l=65n m=1
46
47 Mp1 nout in1 VCC! VCC! pmos w= 'Wp * 1u' l=65n m=1
48 Mp2 nout in2 VCC! VCC! pmos w= 'Wp * 1u' l=65n m=1
49 xinv nout out inv
50 .ends
51
52 *** AND for 3 inputs
53 .subckt AND3 in1 in2 in3 out Wp = 0.2 Wn = 0.1
54 Mn1 1 in1 gnd gnd nmos w= 'Wn * 1u' l=65n m=1
55 Mn2 2 in2 1 gnd nmos w= 'Wn * 1u' l=65n m=1
56 Mn3 nout in3 2 gnd nmos w= 'Wn * 1u' l=65n m=1
57
58
59 Mp1 nout in1 VCC! VCC! pmos w= 'Wp * 1u' l=65n m=1
60 Mp2 nout in2 VCC! VCC! pmos w= 'Wp * 1u' l=65n m=1
61 Mp3 nout in3 VCC! VCC! pmos w= 'Wp * 1u' l=65n m=1
62 xinv nout out inv
63 .ends
64

```