


Cell 製作 (hspice)



教授:李進福,學生:任筑筠,陳緯亭


```
*Title 10-T NOR-type CAM
     param Vin = 2
     ***
     protect
     "lib '/cad/cell_lib/crn90g_3d3_lk_v1d2.l' tt
     unprotect
     ***
     ₌global VD! Vdd!
     Vdd
           Vdd! 0
                   dc 2
     *** Data 的值
11
     VD
            D 0
                   dc 2
12
     *** SL 的值
13
     Vsl SLin 0 dc 2
14
15
16
17
     ***inverter
     subckt inv in out
     Mp out in Vdd! Vdd! pch w=0.12u l=0.1u m=1
     Mn out in 0 0 nch w=0.12u l=0.1u m=1
21
     ends
22
23
     ***buffer
     subckt buf in out
     Mp1 out1 in Vdd! Vdd! pch w=0.12u l=0.1u m=1
                           nch w=0.12u l=0.1u m=1
26
     Mn1 out1 in 0
                  0
     Mp2 out out1 Vdd! Vdd! pch w=0.12u l=0.1u m=1
    Mn2 out out1 0 0
                           nch w=0.12u l=0.1u m=1
29
     ends
30
31
     *** searchline 的值
32
     Vslpre slpre 0 pulse(0V 2V 1ms 1ms 1ms 19ms 50ms)
33
     Vmlpre mlpre 0 pulse(2V 0V 5ms 1ms 1ms 16ms 50ms)
```


```
xinv1 Dbar D inv
    xinv2 D Dbar inv
    xinv3 SL SLbar inv
    xbuf1 SLin SL buf
41
42
                 Dbar s1
                             nch w=0.12u l=0.1u m=1
                 D
                             nch w=0.12u l=0.1u m=1
44
                 SL 0
                             nch w=0.12u l=0.1u m=1
            s1
            s2 SLbar 0
                                    nch w=0.12u l=0.1u m=1
    Mpre
            ML
                mlpre Vdd! pch w=0.12u l=0.1u m=1
            SL
                             nch w=0.12u l=0.1u m=1
    Mpsl0
                  slpre 0
    Mpsl0b SLbar slpre 0 nch w=0.12u l=0.1u m=1
    tran 0 50m 1u
    *** dc sweep Vsl 0 vin 0.01
    *** dc sweep VD 0 2 0.01
    options post
54
    . end
```





D	SL	ML
0	0	1
0	1	0
1	0	0
1	1	1

XNOR












```
.Title 9-T NAND-type CAM
 2
     ***
     protect
 4
     "lib '/cad/cell_lib/crn90g_3d3_lk_v1d2.l' tt
     unprotect
 6
     ***
     global VD! VDD! VSS!
            VDD! 0
     VDD
                      dc 2
            VSS! 0
                      dc 0
     VSS
10
11
     ***inverter
12
     subckt inv in out
13
     Mp out in Vdd! Vdd! pch w=0.12u l=0.1u m=1
     Mn out in 0
                         nch w=0.12u l=0.1u m=1
14
15
     . ends
16
17
     ***buffer
18
     subckt buf in out
19
    Mp1 out1 in Vdd! Vdd!
                             pch w=0.12u l=0.1u m=1
     Mn1 out1 in 0
                             nch w=0.12u l=0.1u m=1
20
     Mp2 out out1 Vdd! Vdd! pch w=0.12u l=0.1u m=1
21
     Mn2 out out1 0 0
                             nch w=0.12u l=0.1u m=1
23
     ends
24
25
     param vin = 2
     *** searchline 的值
26
27
     Vslpre slpre 0 pulse(0V 2V 1ms 1ms 1ms 19ms 50ms)
28
29
     Vmlpre mlpre 0 pulse(2V 0V 5ms 1ms 1ms 16ms 50ms)
30
31
     *** SL 的值
     Vsl SLin 0 dc 2
```


```
*** Data 的值
35
     VD D 0
                dc 2
36
37
     Veval eval 0 pulse(0V 2V 20ms 1ms 1ms 13ms 50ms)
38
39
     xinv1 Dbar D inv
     xinv2 D
                Dbar inv
41
    xinv3 SL SLbar inv
42
43
     xbuf1 SLin SL buf
44
45
          SL D
                         nch w=0.12u l=0.1u m=1
46
    MDbar B
              Dbar SLbar nch w=0.12u l=0.1u m=1
47
          MLc B
                  ML nch w=0.12u l=0.1u m=1
48
     Meval MLc eval 0
                         nch w=0.12u l=0.1u m=1
49
50
            ML
                   mlpre Vdd!
                               pch w=0.12u l=0.1u m=1
     Mpre
51
     Mpsl0 SL
                  slpre 0 nch w=0.12u l=0.1u m=1
52
     Mpsl0b SLbar slpre 0 nch w=0.12u l=0.1u m=1
53
54
     tran 0 50m 1u
     options post
56
     . end
```




 When the circuit is matching, matchline will be 0 which means logic 1. (when ML_{eval}=1)









```
Title 9-T NOR-type CAM
    ***
    protect
    lib '/cad/cell_lib/crn90g_3d3_lk_v1d2.l' tt
    unprotect
    ***
    global VD! VDD! VSS!
         VDD! 0
                     dc 2
    VSS
          VSS! 0
                    dc 0
10
11
12
    subckt inv in out
13
14
    Mp out in Vdd! Vdd! pch w=0.12u l=0.1u m=1
15
    Mn out in 0 0 nch w=0.12u l=0.1u m=1
16
    ends
17
18
    ***buffer
    .subckt buf in out
19
    Mp1 out1 in Vdd! Vdd! pch w=0.12u l=0.1u m=1
    Mn1 out1 in 0 0
                          nch w=0.12u l=0.1u m=1
    Mp2 out out1 Vdd! Vdd! pch w=0.12u l=0.1u m=1
                          nch w=0.12u l=0.1u m=1
23
    Mn2 out out1 0 0
24
    ends
25
26
    *** searchline 的值
    Vslpre slpre 0 pulse(0V 2V 1ms 1ms 1ms 19ms 50ms)
27
28
29
    Vmlpre mlpre 0 pulse(2V 0V 5ms 1ms 1ms 16ms 50ms)
30
31
    *** searchline 的值
    Vsl SLin 0 dc 2
32
    *** Data 的值
    VD VD! 0 dc 0
```

```
xbuf1 SLin SL buf
    xinv1 Dbar VD! inv
    xinv2 VD! Dbar inv
    xinv3 SL SLbar inv
40
          B VD! SLbar nch w=0.12u l=0.1u m=1
    MDbar SL Dbar B nch w=0.12u l=0.1u m=1
42
          ML B VSS! nch w=0.12u l=0.1u m=1
    Mpre ML mlpre Vdd! pch w=0.12u l=0.1u m=1
43
    Mpsl0 SL slpre 0
                            nch w=0.12u l=0.1u m=1
    Mpsl0b SLbar slpre 0 nch w=0.12u l=0.1u m=1
46
    tran 0 50m 1u
47
    *** dc sweep VD 0 2 0.01
49
    .options post
50
    end
51
```

