



★number 1




★number 2




①: $h1 \&\& h2$ $h1: xxxxx = x$ $\&\& h2: 11110 = 1$ result: 0000X	②: $h1 \parallel h2$ $h1: xxxxx \Rightarrow x$ $\parallel h2: 11110 \Rightarrow 1$ result: 00001	③: $h1 \& h2$ $h1: xxxxx$ $\& h2: 11110$ result: xxxx0	④: $h1 \mid h2$ $h1: xxxxx$ $\mid h2: 11110$ result: 1111X
①: $h1 \&\& h2$ $h1: 10110 = 1$ $\&\& h2: 11110 = 1$ 00001	②: $h1 \parallel h2$ $h1: 10110 = 1$ $\parallel h2: 11110 = 1$ 00001	③: $h1 \& h2$ $h1: 10110$ $\& h2: 11110$ 10110	④: $h1 \mid h2$ $h1: 10110$ $\mid h2: 11110$ 11110

★number 3



## ★number 4



①  $h1 == h2$

$h1: 01xxz$

$h2: 01xxx$

00000

⇒ different

②  $h1 == h2$


$h1: 01xxz$

$h2: 01xxx$

0000X


⇒ unknown

## ★number 5



① & h1

$\&h1 = 1\&0\&0\&1\&X = 00000$




② ^ h1

$\wedge h1 = 1\wedge0\wedge0\wedge1\wedge X = 0000X$



## ★number 6



To make  $10011 \rightarrow 110011$ ,

$out2138 = \{h1[0], h1\} = 110011$   
 $i + 10011$

# source code

## ★number 1

```
module HW4_tb();
    reg [4:0] ln1,ln2;
    reg [4:0] out2138;
    initial begin
        ln1 = 5'b1101;
        ln2 = 5'bx1100;
        //Arithmetic
        assign out2138 = ln1+ln2;
        //Logical
        #1 assign out2138 = ln1&&ln2;
        //Relational
        #1 assign out2138 = ln1>ln2;
        //Equality
        #1 assign out2138 = ln1==ln2;
        //Bitwise
        #1 assign out2138 = ln1&ln2;
    end
endmodule
```

## ★number 2

```
module HW4_tb();
    reg [4:0] ln1,ln2;
    reg [4:0] out2138;
    initial begin
        ln1 = 5'bx; // xxxxx
        ln2 = -5'b10; // -2
        assign out2138 = ln1&&ln2; // => 0000x
        #1 assign out2138 = ln1||ln2; // => 00001
        #1 assign out2138 = ln1&ln2; // => xxxx0
        #1 assign out2138 = ln1|ln2; // => 1111x

        #3 ln1 = -5'b1010; //-10
        assign out2138 = ln1&&ln2; // => 00001
        #1 assign out2138 = ln1||ln2; // => 00001
        #1 assign out2138 = ln1&ln2; // => 10110
        #1 assign out2138 = ln1|ln2; // => 11110
    end
endmodule
```

### ★number 3

```
module HW4_tb();
    reg [4:0] ln1,ln2;
    reg [4:0] out2138;
    initial begin
        ln1 = 5'b100z;
        ln2 = 5'b1100;
        //Arithmetic
        assign out2138 = ln1<ln2;
    end
endmodule
```

### ★number 4

```
module HW4_tb();
    reg [4:0] ln1,ln2;
    reg [4:0] out2138;
    initial begin
        ln1 = 5'b1xxz;
        ln2 = 5'b1xxx;
        //Arithmetic
        assign out2138 = ln1==ln2; // => 00000
        #1 assign out2138 = ln1 == ln2; // => 0000x
    end
endmodule
```

### ★number 5

```
module HW4_tb();
    reg [4:0] ln1;
    reg [4:0] out2138;
    initial begin
        ln1 = 5'b1001x;
        //Arithmetic
        assign out2138 = &ln1; // => 00000
        #1 assign out2138 = ^ln1; // => 0000x
    end
endmodule
```

### ★number 6

```
module HW4_tb();
    reg [4:0] ln1;
    reg [5:0] out2138;
    initial begin
        ln1 = 5'b10011;
        //Arithmetic
        assign out2138 = {ln1[0],ln1};
    end
endmodule
```