

# CPLD 設計作業

範圍： 資料型別與資料物件



銘傳大學電腦與通訊工程系

班 級	電通四甲
姓 名	余采潔
學 號	05051115
作業成果	應繳作業共 <u>5</u> 題，每題 20 分 我共完成 <u>5</u> 題，應得 <u>100</u> 分
授課教師	陳慶逸

■ 請確實填寫自己寫完成題數，填寫不實者(如上傳與作業明顯無關的答案，或是計算題數有誤者)，本次作業先扣 50 分。

## 第一題

以整數宣告(Integer)的方式，設計一個四位元的 BCD 加法器



程式碼:

```


LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;

ENTITY abc IS
PORT (
    A, B : IN Integer Range 0 to 15;
    Y : OUT Integer Range 0 to 31);

END abc;
    
```

```
ARCHITECTURE Behavior OF abc IS
SIGNAL Z : Integer Range 0 to 15;
SIGNAL Adjust: Integer Range 0 to 1;
BEGIN
    Z <= (0+A) +(0+B);
    adjust <=1 WHEN Z > 9 ELSE
        0;
    Y <=Z WHEN (Adjust=0) ELSE
        Z+6;
END Behavior;
```

模擬結果擷圖



## 第二題

使用 with-select-when 敘述設計 ALU 電路(A, B, & Y 均為 4bits 資料)。

S2	S1	S0	Operation
0	0	0	$Y \leq A + B;$
0	0	1	$Y \leq A - B;$
0	1	0	$Y \leq A \text{ and } B;$
0	1	1	$Y \leq A \text{ or } B;$
1	0	0	$Y \leq \text{not } A;$
1	0	1	$Y \leq A \text{ xor } B;$
1	1	0	$Y \leq A;$
1	1	1	$Y \leq A;$

程式碼:

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_logic_unsigned.all;
use IEEE.STD_LOGIC_arith.all;


ENTITY abc IS
PORT (
    Y: OUT STD_LOGIC_vector(3 downto 0);
    S : IN  STD_LOGIC_VECTOR(2 downto 0);
    A,B: IN STD_LOGIC_vector(3 downto 0));
END abc;

ARCHITECTURE a OF abc IS
BEGIN
    WITH S SELECT
        Y <=  (A + B) WHEN "000",
              (A - B) WHEN "001",
              (A and B) WHEN "010",
              (A or B) WHEN "011",
```

```
(not A) WHEN "100",  
(A xor B) WHEN "101",  
A WHEN OTHERS;
```


```
END a;
```

模擬結果擷圖：



### 第三題

使用 when-else 敘述設計一個 BCD 至十進位的解碼器電路。



程式碼:

```
library IEEE;
use IEEE.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;


ENTITY abc IS
PORT (
    Y: OUT STD_LOGIC_vector(9 downto 0);
    X : IN STD_LOGIC_VECTOR(3 downto 0);
);
END abc;

ARCHITECTURE a OF abc IS
BEGIN
    Y<="1000000000" when X="0000"else
    Y<="0100000000" when X="0000"else
    Y<="0010000000" when X="0000"else
    Y<="0001000000" when X="0000"else
    Y<="0000100000" when X="0000"else
    Y<="0000010000" when X="0000"else
    Y<="0000001000" when X="0000"else
```

```
Y<="0000000100" when X="0000"else
Y<="0000000010" when X="0000"else
Y<="0000000001" when X="0000"else
```


```
end a;
```

模擬結果擷圖：



#### 第四題

使用 If-then-else 敘述重新完成 BCD 加法器



程式碼:

```
library IEEE;
use IEEE.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity abc is
port (
    A, B : IN Integer Range 0 to 15;
    Y : OUT Integer Range 0 to 31);
end abc;

architecture a of abc is
    SIGNAL Z : Integer Range 0 to 15;
begin
```




```
process (A, B)
begin
  Z <= (0+A) +(0+B);
  if  Z > 9 then

    Y<= Z+6;

  else
    Y <=Z;

  end if ;
end process;
end a;
```

模擬結果擷圖：



## 第五題

使用 If-then-else 敘述設計 ALU 電路(A, B, & Y 均為 4bits 資料)。

S2	S1	S0	Operation
0	0	0	$Y \leq A + B;$
0	0	1	$Y \leq A - B;$
0	1	0	$Y \leq A \text{ and } B;$
0	1	1	$Y \leq A \text{ or } B;$
1	0	0	$Y \leq \text{not } A;$
1	0	1	$Y \leq A \text{ xor } B;$
1	1	0	$Y \leq A;$
1	1	1	$Y \leq A;$

程式碼:

```
library IEEE;
use IEEE.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;

ENTITY abc IS
PORT (
    Y: OUT STD_LOGIC_vector(3 downto 0);
    S : IN  STD_LOGIC_VECTOR(2 downto 0);
    A,B: IN STD_LOGIC_vector(3 downto 0));
END abc;

ARCHITECTURE a OF abc IS
BEGIN

Process(s)
    Begin
        if S="000"then
            Y<=(A+B);
        elseif S="001" then Y<=(A - B);
```

```

elseif S="010" then Y<=(A and B);
elseif S="011" then Y<=(A or B);
elseif S="100" then Y<=(notA);

```

```

elseif S="101" then Y<=(A xor B);
elseif S="110" then Y<=(A);
else
    Y<=(A);
end if;

```

```

end process;

```

```

end a;

```

模擬結果擷圖：

