# 浙江大学2003 —2004学年第 2 学期期终考试 《计算机体系结构》课程试卷

独	名 学		学-	全号班级						
	_		=	三(1)		(2)	三(3)	三(4	1)	Total
				Ansv	wer table f	or Section	One:			
	1	2	3	4	5	6	7	8	9	10
	A	В	D	С	В	A	D	A	D	A
	11	12	13	14	15	16	17	18	19	20
	A	С	С	D	C/A	A	D	A	В	A
	21	22	23	24	25	26	27	28	29	30
	С	D	A	С	A	D	С	D	В	В
	31	32	33	34	35	36	37	38	39	40
	A	С	A	D	A	С	В	D	С	A
mple	tes the sent 's Law stat s limited by	tes that they the fracticular feature	e on of the	ase write	your ans	improve can be	ment to be used. Am	gained fr dahl's Law	<u>.</u> )	g some faster in the speedup that
overa faster	mode \ ove	·	F)		D. overa	mode \ ov ll \ 1/(1-F	\enhanced			
overa faster tich is Kerne	mode \ ove the best to el benchmar	be used to ks B. Rea	F) evaluate a al workloa ecture is no	d C. Toy l	D. overa	mode \ ov ll \ 1/(1-F m? as D. Sy shipping to	) \ enhanced	d mode	D.	memory-memo

A. With two-Level cach B. The first-level cach C. The second-level cach D. The second-level cach second level.	che, we can decreate should be large ache generally use	se miss penalty enough to obta s a bigger bloc	y. in a small mis k size than tha	s rate.			emory acc	esses in t	he
6. All of the following ar A. RAR	e types of data haz B. WAW	zards except C. RA		D. WA	λR				
7. Which of the following A. Computer architect B. Computer architect C. Computer architect D. Computer architect organization and ha	ure refers only to ure means the imp ure design doesn't ture is intended	instruction set of the	design. f a machine, w de support to o	which has two	•				
B. A company's R&D be A. gross margin	B. direct cost	C. cor	mponent cost	D. ave	rage disc	count			
9. According to the struc A. front end per langu							ng part? -level opt	imization	L
10. CPU performance mo A. user CPU time.	ostly refers to B. Response time	e C. Ela	psed time	D. System	CPU tim	ie			
11. Which of the following A. Since the focus is increasing fast than B. The I/O performant C. The I/O performant throughput does not be a since the transfer of the I/O performant throughput does not be a since the I/O performant throughput does	shifted from con n ever. ce doesn't matter nce doesn't matter	mputation to obscause the pro	ocessor is so f	ast that it alv	vays nee	d to wait	for human	' feedbacl	k.
12. Which of the following A. geometric mean ≤ a B. harmonic mean ≤ a C. harmonic mean ≤ g D. arithmetic mean ≤ l	nrithmetic mean $\leq$ rithmetic mean $\leq$ geometric mean $\leq$ 8	harmonic mea geometric mea arithmetic mea	n n n						
13. Compared with the n A. Higher codes densi C. Lower CPI	ty.		ss instructions	to complete		on.			
14. In the following select A. Higher associativity		OT the measur lo-associative	ement for redu C. Victim of			rate ? ite buffer			
15. To solve the data haz	ard in the followir	ng instructions,	we must	<u>_</u> .					
LD R2, 0(R3):		① EX	_	EM ③	WB				
ADD R1, R5, R		IF 4	ID ⑤	EX	6	MEM	WB		
A. Bypassing from ③									
B. Bypassing from ②									
<ul><li>C. Insert a stall in ⑤;</li><li>D. Bypassing from ②</li></ul>									
16. Which RAID level w		torage?	JID3	D RA	ID 5				

	may reside on	. The address spa			nory. If the computer has, locks, called At any time, each _				
A. cache memory \ B. cache memory \ C. virtual memory D. virtual memory	disk \ blocks \ blo \ main memory \ p	ck \ disk ages \ page \ mai							
18. To reduce control A. EX, ID	hazards, we alway B. MEM, EX	vs bring the calcu C. ΕΣ	lation of branc K, IF	ch destination from D. MEM, ID	to				
19. We often use a tec A. colored paging	chnique named B. gra	to solve regis	ster allocation C.	problem. colored graph	D. page coloring				
20. Which is NOT the A. Powerful instruction C. Simple memory	ction functions.			duced instruction set. Load/Store architectur	e.				
			pecified explic	citly in the vast majori	ty of cases, which of the following				
instruction is the A. procedure call	major exception? B. jur		C. procedu	C. procedure return D. branch					
22. Which of the follo A. IBM 360 B. 80	owing processor is 0x86 C. VA	RISC architectur X D. Po	re? owerPC						
23. The extension of I A. WAW	MIPS pipeline to h B. WAR			ll bring abouth	azard.				
24. We often use A. register	to allocate dy B. stack	rnamic objects. C. he	ap D.	global data area					
25. Which of the follo A. Write through	owing policy will NB. full-associative	NOT improve virt	tual memory p LB cache D.	erformance? LRU replacement					
A. To calculate the B. Delayed branch.	branch destination	address as in the	e earlier pipeli	ation of control hazard ne stages as possible. when branch is really r					
27. Which of the follows.  A. The ASP means B. If the average of C. The Average se D. The ASP is the	s the component co liscount is cut from lling price is just t	osts adding direct the list price, the he list price.	costs and groese left is ASP.	ss margin.					
ADI Bne	ol hazard in follow DR3, R1, R2 EZR1, DES elay Slot >			est choice to be put into	the delay slot.				
	8 R5, R4, R6		2						
DES: SUE	8 R7, R9, R8		③						
A. It depends	B. ③	C. ②	D. ①.	E. None					
29. Source register fe A. IF	tch is completed in B. ID	clock cyc C. EX		D.MEM	E. WB				
	unit is not fully pid at solving		ead to	hazard. And the division	on of instruction-memory and data-				

A. Data, Structural		B. Str	uctural,	Structura	I	C. Cor	trol, Co	ntrol	D. Structural, Control
31. Which of the follow A. The obvious way higher cost.								e, while a	at the risk of longer hit time and
	ck size i	s, the b	etter to d	decrease	the conf	lict misse	s, becau	se larger	size take better advantage of spatial
C. Use larger block s	ize can in ty can be	ncrease e used to	compuls reduce	ory misse conflict n	es. nisses, a	and at the	same tin	ne it decre	ease the average memory access time
32. Which method can l A. Multi-level caches						r? ache acce	ss	D. Nor	nblocking cache
33. To solve the data ha	zard in tl	he follow	wing inst	ructions,	the byp	assing fro	m	to	is needed.
ADD R2, R3, R5:	IF	ID	1	EX	2	MEM	3	WB	
SUB R1, R4, R2:		IF	4	ID	<b>(5)</b>	EX	<b>6</b>	MEM	WB
A. ② , ⑤	В. ① ,	6		C. ③	, ⑥		D. ①	, ⑤	E. ②, ⑥
<ul><li>34. The data hazards ris</li><li>① The inherent data de</li><li>② Insufficient function</li></ul>	pendence	e among	the inst	ructions					
$\ensuremath{\textcircled{3}}\xspace \ensuremath{\textbf{Control}}\xspace \ensuremath{\textbf{instructions}}\xspace$	such as j	ump, br	anch, cal	ll or retur	n.				
4 The overlapped exec	ution mo	ode for p	pipelining	g.					
A. ① B. ① a	and ②	C. ①	and ③	D. ①	and ④				
35. Which strategy can A. Splitting Cache				ta hazard peline into		D. Inse	ert stall		
then instruction J the wrong result. B. The function unit	le, inition in the lowing describing describ	tial inter escriptions an instanter the full-pipe the pipel d will on	val =1 con is NO truction pipeline uni ine just accur.	lock cycl T correct (I) that u e at least it. after inst	e, ? se the fu 6 clock ruction (	unction Ol cycles lat (I) and bo	P. And iner after	the instru	a J will use the result of instruction I, action I into the pipeline in case read and (J) need to use the function unit
37. In a cache-memory associative. The blo A. 5 bit		s 32B. T			dex field		cal mem		
38. Assume there are Moreorrect?  A. If K=1, then it's a B. If K=1, then it's a C. If K=M, then it's a D. If K>1 and K <m,< td=""><td>direct m one-way full-ass</td><td>apped constant</td><td>ache. ociative o cache.</td><td>cache.</td><td></td><td></td><td>d in one</td><td>set, then</td><td>which following description is NOT</td></m,<>	direct m one-way full-ass	apped constant	ache. ociative o cache.	cache.			d in one	set, then	which following description is NOT
39. Computer pioneers palmary solution to A. the Amdahl's Law B. a memory interlea C. a memory hierarch D. a memory hierarch	that desired principal ved organized organized organized organized principal vectors with the control of the co	re is ole of lo nization ciple of l	, whice cality \( \) principle cocality	ch takes a	dvantag	ld want unge of a	nlimited nd cost/ <sub>]</sub>	amounts performa	of fast memory. An economical and nce of memory technologies.

40. Assume there is a code segment as following. And the elements in arrays are place in a row-and-row order.

for 
$$(j = 0; j < 100; j = j+1)$$
  
for  $(i = 0; i < 5000; i = i+1)$   
 $x[i][j] = x[i][j] + C;$  /\* C is a constant. \*/

Some one suggests to optimize the above code by exchanging the nesting of the loops as following:

for (i = 0; i < 5000; i = i+1)  
for (j = 0; j < 100; j = j+1)  

$$x[i][j] = x[i][j] + C;$$
 /\* C is a constant. \*/

Which of the following statements is correct?

- A. The optimization can decrease cache misses by improving the spatial locality.
- B. The optimization can decrease cache misses by improving the temporal locality.
- C. The optimization can decrease cache misses by improving both the temporal locality and spatial locality.
- D. This measurement can not decrease cache misses at all.

### **\_\_.Fill in the blanks** (24, with each 2)

- 1. Suppose a computer spends 90 percent of its time handling a particular type of computation when running a given program, and its manufacturers make a change that improves its performance on that type of computation by factor of 10. The speedup is 5.26 (5.3).
- 2. Suppose the hardware implementation is the classic 5-stage RISC pipeline. Unconditional branch is resolved after the end of ID stage, while the branch-target address is known at ID too. But the branch condition is evaluated till the end of EX stage. The branch strategy is predict-taken. Then how many stalls must each type of instruction take?

Branch taken: 1 cycles; Branch untaken: 2 cycle

3. A cache has 64-KB capacity, 128-bytes/line, and is 4-way set-associative. The system containing the cache uses 32-bit addresses.

The cache has \_\_\_\_\_\_ 512\_\_ lines. The cache has \_\_\_\_\_\_ 128\_\_\_ sets.

Tag information is 18 bits.

4. In 2-way set-associative cache, assume cache has 4 blocks and each block is 1 word and 2 blocks per set. For instruction LOAD R1, 0x18, is memory access misses? If the access misses, will replacement occur? And where is the location that the new loaded block will be located?


Memory access to 0x18 will ( miss or hit ) miss in the cache .

Whether there is a replacement (yes or no) No.

Block will be place in Set <u>0</u> and Block <u>A</u>.

| ORY | ess | Data | 0 | x000000000 | 1 | 0 | x12345678 | 3 | 0 | x11111111 | 1 | 0 | x2222222 | 1 | 0 | x33333333 | 3 | 0 | x44444444 | 0 | 0 | x55555555 | 0 | 0 | x10101010

)AD



5. Assume the performance of the basic memory organization is:

4 clock cycles to send the address

56 clock cycles for the access time per word

4 clock cycles to transfer a word of data

Given a cache block of four words, and that a word is 8 bytes, the miss penalty is  $\underline{256}$  (Calculation expression should be given out.) clock cycles, with a memory bandwidth of  $\underline{1/8}$  bytes per clock cycle.

## 三.Calculations (36)

- 1. (10)Your company is developing a program with high requirement on computation. You asked your R&D department to make some improvements on the execution time. After several months, they give you two solutions. The first one is to use a new hardware technology, by which 40% of the computation can be accelerated by 10 times. Another solution is focused on algorithm design, which can enhance 60% and 10% of the total computation by 2 and 20 times respectively. Ouestion:
- a) What is the overall enhancement of the hardware solution?
- b) What is the overall enhancement of the software solution?
- c) Which one will you choose?

Answer:

a):

$$Speedup_{overall-hardware} = \frac{1}{(1-40\%) + \frac{40\%}{10}} = \frac{1}{0.64} = 1.5625$$
b):
$$Speedup_{overall-software} = \frac{1}{(1-60\% - 10\%) + \frac{60\%}{2} + \frac{10\%}{20}} = \frac{1}{0.605} = 1.6529$$

- c): Software solution is better.
- 2. (13)Within some **memory/cache** memory hierarchies, there are 2 words in a block. Access time form Cache is 8ns and for main memory miss penalty is 70ns. For the code of C language below, assumes that each element is one word in array (**A[i]**). Except array, another variables has be loaded to registers. While the C codes execute, please calculate and questions below:

- (1) What is the miss rate for data accesses?
- (2) What is the average memory access time for data read?
- (3) What is the overall CPI including memory access? Assume processor runs at 1.1GHz and has a CPI of 1 excluding memory accesses. Ignores instructions misses and data hazard and control hazard. Assumes assembler code is below:

LOOP: LOAD R2, 0(R1)
ADD R5,R1,#4
ADD R3, R2,R3 ;s was stored in R3
BNE R5, LOOP

**Answer:** 

assumed condition:

Block
Access time of cache(hit time)
Access time of memory (miss penalty)
CPU clock rate
Ideal CPI
All memory accesses
Clocks for one accesses
(1) For data accesses

I word/block
8ns
70ns
1GHz
1GHz
1
1
1
THE TETIME \* F=70ns \* 1.1 GHz = 77

(1) For data accesses

Misses Accesses for even elements: A[0],A[2],.....

## There are 50 misses accesses Miss rate for data is 50/100=50%

(2) Average memory accesses time

(3) Overall CPI

Number of instructions are 400.

3. (13) Consider the following pipeline. All instructions have five cycles but autoincrement addressing instruction, which is IF, ID, EX, MEM, WB. Branch will complete at the third cycle. The pipeline extended MIPS pipeline in autoincrement addressing which have seven pipe stages. The Fig 1 is an example in autoincrement addressing:

The register files can perform two reads and two write clock cycle. To handle reads and writes to the same register, assume the register write in the first half of the clock cycle and the read in the second half.

Read the following code segment . The pipeline has forwarding path.

Loop: LW R1, 4(R2) ADD R2, (R1)+ ADDI R3, R3, #4 SUB R4, R1, R2 SW R2, 4(R4)+ BNEZ R3, Loop

(question1)if the pipeline has no delay slot, find out how forwarding path work in every instruction? Draw the pipe stage diagram, mark the every forwarding path in diagram.

(question2)if the pipeline has one delay slot, how to adjust the code segment. Draw the pipe stage diagram.

eg: Add R1, (R2)+

means:  $Regs[R2] \leftarrow Regs[R2] + 4$ 

 $Regs[R1] \leftarrow Regs[R1] + Mem[Regs[R2]]$ 

Fig 1: example instruction of autoincrement addressing

mode

every

IF: Instruction fetch

ID: Instruction decode

ADDR: AutoIncrement Addressing

WB1: Write Result of ADDR to Register file

EX: Memory Reference: Calculate the absolute address


ALU Instruction: Calculate.

MEM: Memory Access

WB2: Write Result to Register file

Fig 2: seven pipeline stage of the autoincrement addressing

答案1:



评分标准: 6分, 每条指令0.5分, 3个箭头各1分

#### 答案2:

ADDI R3, R3, #4 Loop: LW R1, 4(R2) ADD R2, (R1)+ SUB R4, R1, R2 SW R2, 4(R4)+ BNEZ R3, Loop ADDI R3, R3, #4 延时槽 ADDI R3, R3, #-4

IF ID EX MEM WB EX MEM WB IF ID IF ID stall Addr WB1 EX MEM WB2 IF stall ID stall stall EX MEM WB IF WB2 stall stall ID Addr WB1 EX MEM IF ID EX WB IF ID MEM EX ID WB IF EX MEM

评分标准:延时槽内指令1分,循环前后预处理与后处理语句各0.5分。流水线状态图2分如果有学生画成流水线时空图,看答案是否正确给分。