计算机设计基础

Computer Architecture plays an important role in performance improvement.

Pipeline, dynamic schedueing, ooo, branch prediction, speculation, superscalar, VLIW, prediction Instructions and so on.

微处理器四个阶段: Microprocessors-

Quantitative Architecture-Instruction-Level

Parallelism-Thread-level/Data-level parallelism

体系的三个分类: Instruction set

architecture-Microarchitecture-System Design

ISA 七个方面: Class of ISA-Memory addressing-Addressing modes-Types and sizes of operands-Operations-Control flow instructions-Encoding an ISA

Three Wall: ILP(指令级并行)Memory Power

计算机分类:根据指令和数据流

SISD,MISD(少),SIMD(Illiac-IV CM-2),MIMD(SPARCCenter

MIMD 的两种编程模式: SPMD(单程序),MPMD

桌面计算-Optimized price- performance

服务器-dependability 可靠 scalability-efficient throughput 嵌入式 Embedded-Real time-Strict resource constraints

Register machine vs Stack machine vs Accumulater machine RISC vs. CISC

技术趋势: Cost decrease rate ~ density increase rate Technology improves continuously, an impact of this improvements can be in discrete leaps.

电能趋势:(电压低更省电性能没降多少,多核降电压

挑战: distributing the power-removing the heat-preventing

Cost 趋势: 因素: time volume commodification Component direct (加工) indirect (渠道) ASP list price (仓储利润)

可靠性 The quality of the delivered service such that quality of the delivered service such that reliance can justifiably be placed on this service.

reliability, maintainability, availability

量度标准: MTTF MTTR FIT = 1/MTTF

MTBF = MTTF + MTTRAvailability= MTTF/MTBF

解决: time/resource redundancy

测度性能:

Wall-clock-time (response/elapse) 唯一性能通用指标 CPU time(不含 IO) = user + system

Throughout: Amount of work done in a given time (带宽 可能重要于延迟)

Response 升 throughout 升 换 CPU

Throughout 升 response 不一定升 多 CPU

MIPS - Millions of Instructions per Second
MIPS = #of instructions benchmark total run time

1,000,000

同指令集对比

SPEC The System Performance Evaluation Cooperative Maximizing performance means minimizing response (execution) time

等价权重计算 1/(ti*SUM(1/tj))

Geometric mean does NOT predict run time

定量原则:利用流水线(最重要)流水线 CPU(指令级) 组关联 cache 流水功能部件(操作级)

Locality: 时空

Focus on the common case: (重要 普遍 pervasive)

Simple Is fast Amdahl's law

Speedup = 增强后表现/增强前表现

Fraction enhanced $(1 - Fraction_{enhanced}) + \frac{1}{Speedup_{enhanced}}$

Total speedup no more than 1/(1-f)

影响:

Program ic

Compiler ic cpi Instruction set ic cpi

Organization cpi cc

Technology cc

TPC-C (TransactionProcessing PerformanceCouncil):

standard industry benchmark for OLTP

Benchmark 不可能永远有效

Peak performance tracks observed performance. X

指令集架构 Instruction Set Architecture ISA 分类: stack accumulator gpr

Gpr 中: alu 中 memory 操作数个数 RR lwsw 0; RM-1 (src only); MM-2 或 3









Stack	Accum	Mem-mem	Reg-mem	Reg-reg
Push A	Load A	Add C, A, B	Load R1, A	Load R1, A
Push B	Add B		Add R1, B	Load R2, B
Add	Store C		Store C, R1	Add R3, R1, R2
Pop C				Store C, R3

寄存器更快,寄存器可以存储变量,编译器可以直接使 用,减小代码密度(寄存器用更少的位)

RR 指令条数最多,密度最低,但最简单,固定指令长 度,固定编码复杂度,小CPI

内存编址 word bit byte Intel 小端 小处为低位 对齐

寻址模式 模式越多,降低指令条数,体系变复杂,CPI 增大

Register Immediate Add R4 R3 流行模式: Add R4, #3 displacement Add R4 100(R1) Displacement (12-16bits) 立即数 Add R4, (R1) Add R3, (R1+R2) Register indirect (8-16bits) 间接寄存 Indexed Direct or absolute Memory indirect Add R1, (1000) Add R1, @(R3)

操作数大小类型: DSP 需要宽寄存器加速定点运算

指令集操作: Arithmetic and logical-Data transfer-Control All machines MUST provide instruction support for basic system functions.

Floating point instructions are optional but are commonly provided.

控制流指令: branch call jump return 7bits

Add R1, (R2)+

Add R1, -(R2)

Add R1,100(R2)[R3]

Three techniques to specify the branch conditions: condition code (指令顺序) /register (占用寄存器) /and

branch (相当于两条指令) Caller can deliver variables to callee via callee save registers

只要程序用到某寄存器, 其在调用时, 都保存

指令系统编码:影响编译系统的大小,CPU的实现 Key factor: The range of addressing modes; The degree of

independence between opcodes and addressing modes 定长编码:程序大,代码密度低,易实现

编译器角色: design architectures to be compiler targets. 至少 16 个寄存器 keep it simple less Is more

all addressing modes apply to all data transfer instructions

Sp29 gp28 fp30 ra31 lui ori 配合使用,记入32 位数于寄 存器 a0-a3 传参 v0-v1 返回 jal 记录返回地址于 31

CISC 存储资源少,着重编译器优化 RISC 降低 cpi 降低指令集 ls 结果

Pipeline 流水线

Autoincrement

Autodecrement

降低 CPU 时间, 增大 throughout, 增大资源利用率 exploits parallelism among the instructions in a sequential instruction stream

machine cycle = 最长的某 stage 的时间

Machine cycle > latch latency + clock skew

理想 speedup = 流水级

不能级数太多: 无法分,级之间有延迟,逻辑复杂,指 令相关, Lots of complications.

slt set when less than 三参数

针对单周期,流水线降低 ct,针对多周期,降低 cpi

各 stage 执行时间不同降低性能,冲突 latch 作用,不同指令间不影响,数据传递

the memory system must deliver 5 times the bandwidth over the unpipelined version.

结构: These are conflicts over hardware resources

数据: Instruction depends on result of prior computation which is not ready (computed or stored) yet

控制: branch condition and the branch PC are not available in time to fetch an instruction on the next clock stall 法

jmp jal 没有 rs; wreg&m2r 为 lw; wreg 则为 alu 或 lw alurr beq bne sw 将 rt 作为源寄存器; branch 则为 branch cpi = 1 + 平均每条指令 stall 数

Pipeline depth Speedup = $\frac{1}{1 + \text{Pipeline stall cycles per instruction}}$

结构、数据 hazard

Stall (bubble),最简单 delays all instructions issued after the instruction that was stalled, while other instructions in the pipeline go on proceeding,不再取新指令

结构 hazard: replicate hardware: 分开指令数据 memory Multiple memory port/instruction buffer

Double bump (双重触发) 先写后读 fully pipeline, 多冗 余 (浮点部件)

允许结构竞争(影响不大,不常见): cost (memory bandwidth, 性能是否足够提高); latency

数据 hazard:

读和写冲突, 停两拍

Stall-add hardware interlock,

逻辑判断: IDEX 源和后面的 EXMEM 及 IDEX 目的对 比, 若冲突, 则让 IDEX 成为 NOP, 禁写

Forward path (bypass short-circuiting)

EX/MEM.ALUoutput → ALU input port (相邻)

MEM/WB.ALUoutput → ALU input port (隔一拍)

MEM/WB LMD→ALUinput(隔一拍,旧指令为 lw) 旧指令的目标寄存器不能为 0, 对于 MEMWB 端, 要先 排除 EXMEM 端的冲突

Branch 在 ID 结束,则需要 forward 到 ID,产生无法解 决的 stall

Load stall 不能解决 lw 之后紧跟(不含 sw)冲突(必停 一拍)

编译器 (compile scheduling), 在 lw 后跟上一条无关指

Control hazard: 造成很大的性能损失,超过数据 the deeper the pipeline, the worse the branch penalty in clock cycles

A higher CPI processor can afford to have more expensive branches

解决方案: freeze or flush the pipeline

MEM 结束停 3 拍,代价固定,软件不能改,损失了 not-taken.

Predict-not-taken

MEM 结束决定地址时已经进入三条指令,nop(来得及)

Not taken 0stall; taken 3stall Perf = 1+ br% * take% *3

代码更改, if 下的代码执行可能性更高

Predict-taken 实际上 60%都是 taken

ID 确定是否 taken, MEM 出最终地址, 地址一算好就取 指令(仅先知道目标地址后知道是否 taken 才有效),对 5 流水线基本无优点

必停一拍(无法确定 taken 地址)

taken 停 1 拍, not taken 3 拍

perf=1+Br%*(taken%*1+untaken%*3)

Delayed branch ID 结束一切 中间未知1 拍可插无关指令 the branch delay slot 编译器

From before 总是改进/target 可能要重复指令变大程序 /fall-through 不 taken 时有改进,对 taken 不能有影响 考虑编译器复杂性, slot 往往只有一个即使停多拍

Branch prediction

Static 是否 taken; profile information from previous run Dynamic 1/2/N bit/correlating (美联) branch prediction 1位,预测错误变位

2位,连续两次预测错误变位

Correlate 结合全局预测位和局部预测位

Latency 功能完成时钟-1;

initiation interval 两条同指令间隔

对于全流水,后者为1,对于非流水后者为前者加1 浮点乘7步,浮点加4步,浮点除25步(非流水) 新的 latch, 注意 memory 的带宽

WAW 型数据冒险乱序写,操作延迟变大 RAW 更频繁 写口冲突:增加写口, ID 插 stall(移位寄存器记录写时 刻,加重数据冒险), MEM 或 WB 插 stall (易检测,但 两个地方 stall)

数据冒险类型: RAW; WAW (在多个 stage 写能发生), WAR(少,读很早,复杂编址中可能)

解决 WAW: Stall an instruction; Cancel the WB phase of the earlier instruction (都可在 ID 完成)

寄存器有两套,结构竞争有所不同

RAW stall: source registers are no longer listed as destinations; source registers are no longer listed as the destination of a load in the EX/MEM register. WAW: Check instructions in A1, ..., A4, Divide, or

M1, ..., M7 for 相同目的。

Exceptions and Interrupts turn off all writes for the faulting instruction and any instruction that issued after the faulting instruction saves the PC of the offending instruction precise exceptions: All instructions before the faulting

instruction complete,运行慢 旧指令的中断优先级高

设计流水线指令集:

Avoid variable instruction lengths and running times Avoid sophisticated addressing modes

Don't allow self modifying code Avoid implicitly setting CCs in instructions

长流水: requires additional forwarding hardware more complex hazard detection to find dependencies

CACHE

内存技术: DRAM-dynamic random access memory High density, low power, cheap, slow, refreshed regularly SRAM 非失电下永存

Temporal Locality: Keep most recently accessed data items closer to the processor

Spatial Locality: Move blocks consists of contiguous words to the faster levels

Cache: Small, fast storage used to improve average access time to slow memory

块替换策略: LRU:

Psedo LRU: V NV 两个位 (next victim/victim) 另一种: 3个位一个 set: for AB; CD; AB/CD

写策略: Write-through adv: Read misses don't result in writing back; memory hierarchy is consistent and it is simple to implement.

Write back ad v: Writes occur at speed of cache; main memory bandwidth is smaller when multiple writes occur to the same block.

Write stall: CPU 等待写通过, buffer 解决, 过多写可能 有 saturation (饱和)

Write allocate/around (back 对应 allocate; through 对应 around)

Unified cache 命中率低,硬件少

Split cache 没有指令块和数据块的冲突 miss

Supervisor/user space bit \pm 0,用户和系统都可以访问 CPUtime = $IC \times \left(CPI_{Execution} + \frac{Mem.Access}{Inst} \times MissRate \times MissPenalty \right) \times CycleTime$ AMAT (平均内存访问时间): 指令和数据要分开算,性 能间接度量,比 miss rate 好

= Hit time + (Miss Rate × Miss Penalty)

AMAT 包含了指令本身的运行时间,故有下式

 $CPUtime = IC \times \left(\frac{AluOps}{Inst} \times CPI_{\frac{luOps}{Inst}} + \frac{MemAccess}{Inst} \times AMAT\right) \times CycleTime$ Miss rate 和硬件速度无关

乱序执行要去掉重叠时间

 $\frac{\textit{Memory stall cycles}}{\textit{instruction}} = \frac{\textit{Misses}}{\textit{instruction}} \times (\textit{Total miss latency} - \textit{Overlapped miss latency})$ 改进 cache 性能

1.Reduce the time to hit in the cache

small and simple caches: 直接映射更快, 片上 cache way prediction: 预测位,下一次访问哪个 block P4 预测成功,则 cache 时延;反之多一个时延改变预测 avoiding address translation: TLB (使用 VA)

进程标识号,避免切换时 flush;

Virtual cache (一致性问题)

用部分 pageoffset 做 index, 可以同时 查索引和 VAPA 转换; cache 小于 pageoffset 的 2 幂次, 用多组关联 trace caches: 多指令并行, branch,

复杂的地址转换,没有 I-cache misses, prediction miss, packet breaks

2.Increase cache bandwidth

pipelined cache access:将流水线、cache 访问、使一级 cache 命中的有效时延分散到多个周期;命中时间长, 失败代价大

non-blocking caches: 乱序执行 CPU, 处理器等待数据 cache 返回数据时,可以继续从指令 cache 取指令;缺失 时保持数据 cache 命中。乱序执行若能在二级 cache 命 中,可隐藏一级的 cache 缺失代价,但不能隐藏二级的。 multibanked caches: 多块 consecutive 对半; interleaving 奇偶; group interleaving 余 12 和余 34

3.Reduce the miss penalty

multilevel caches: 一级升命中, 二级减代价

AMAT = Hit Time_{L1} + Miss Rate_{L1} x Miss Penalty_{L1}

Miss Penalty_{L1} = Hit Time_{L2} + Miss Rate_{L2} \times Miss Penalty_{L2} 一级的全局缺失和局部缺失一样;

critical word first and early restart (wrapped fetch): 对大 block 有效;和空间局部性有冲突

read miss prior to writes: 写操作完成前就进行读

写通过: 先查看 buffer 的内容,解决 RAW;写回, read miss 替换出要写,替换写到 buffer 后,读就可以开始 merging write buffers: 同地址块在 buffer 中只占一项 victim caches: 小全关联, 最近被替换, miss 后检查

4.Reduce the miss rate

Miss 来源: compulsory (第一次冷启动) capacity (容量, 只能做大) conflict (索引冲突)

larger block size: 降冷, U 曲线(增缺失代价,增冲突 容量),取决于底层的延迟和带宽

large cache size: 始终下降(翻倍下降25%,因为冷降不 到底)增大 hit 时间, AMAT 是 U 线

higher associativity: 降冲突, direct 是 2 路组两倍, 多路 组 cc (AMAT) 变大了

way Prediction and Pseudo-Associative Cache: 引入预测 位,在哪一组,使 hit 不要太长

compiler optimizations: merge arrays (空间局部性); loop interchange (让列序号在内循环,空局); loop fusion (时 局,多个相关循环并成一个),block(矩阵子块计算, 全关联一直降,直接映射 U)

5.Reduce the miss penalty and miss rate via parallelism hardware prefetching: 在 CPU 需要前就预取,降冷 compiler prefetching: 插入预取指令

内存技术

Latency 难降 bandwidth 好升 提高内存带宽

wider main memory (增 bus): 错误纠正复杂, 需要 MUX Simple interleaved memory: parallelism of having many chips in a memory system; 优化顺序访问; width of the bus and cache need NOT change; 各块可以同时读, 按序传, access 时间可以重叠

Independent memory banks: 独立地址线数据总线 Number of banks >= Number of clock cycles to access word in bank

Avoiding Memory bank conflicts:编译器: expand the size of the array so that it is not a power of 2;硬件: Using a prime number of memory banks 2n-1 or 2n+1

Access time:time between when a read is requested and when the desired word arrives;

Cycle time:minimum time between requests to memory 后者大于前者,地址线信号要稳定-

改进 DRAM 性能

Fast page mode dram (FPM): 空局, 行地址缓存 Synchronous dram: add a clock signal to the DRAM interface, so that the repeated transfers would not bear that overhead.

Double data rate (DDR): 上下降沿都可以传输数据 ddr266 时钟只有133, 带宽266

New DRAM interface (rambus, rdram): Each chip has interleaved memory and a high speed interface; allows other accesses over the bus between the sending of the address and return of the data; a separate row- and column-command buses

Multiprocessors

Performance Cost Efficiency Scalability Fault tolerance Flynn 分类: SISD MISD (不使用) SIMD (低代价, 灵活) MIMD (灵活,使用 off-the-shelf 微处理器 Not superscalar, each node is superscalar)

Memory 类型

ТВ


-[<u>[2</u> § | PA

Shared (SMP/UMA): 延迟同, lwsw 直接交流

Distributed: 延迟不同, message 交流

DSM: (physically) distributed, (logically) shared memory Multiple computer: message passng(同步异步)

UMA/NUMA: 理想: 延迟带宽都好; 现实: 带宽有限, 延迟随系统增长而增长,增加 bank



m0 m1 m2 m3 UMA: uniform memory access

- From p0 same latency to m0-m3
- Data placement doesn't matter
- Latency worse as system scales
- Interconnect contention restricts
- bandwidth
- Small multiprocessors only
- NUMA: non-uniform memory access
 - From p0 faster to m0 than m1-m3
 - Low latency to local memory helps performance
 - Data placement important (software!)
 - Less contention => more scalable
- Large multiprocessor systems

Centralized shared memory

Decentralized memory: get more memory bandwidth, lower memory latency: Drawback: Longer communication

latency; Software model more complex 共享地址空间, 但是内存是分布式的

multiple computers: 内存私有,无法之间互访

并行框架 Programming Model: Multiprogramming (工作多, 无交 流); Shared address space; Message passing; Data Parallel

Communication Abstraction: Shared address space: lwsw 直接访问, 拓展有限, 数据 一致性和保护; 同步问题及复杂硬件

Model of choice for uniprocessors, small-scale MPs Ease of programming, Lower latency

Easier to use hardware controlled caching

Message passing:显式 IO 交流,独立地址空间,简单硬

件, Difficult programming Model, Communication patterns explicit and precise; Focuses attention on costly non-local operations

趋势: Shared Memory, Small-to-medium size UMA; Larger NUMAs

Limited program parallelism: 新算法

Long communication latency: caching shared data to lower the remote access frequency; restructuring the data to make more accesses local; Synchronization; latency hiding techniques

Cache Coherence:

Write-back a data

value

ğ

address A

(invalidate

response)

A, Data

Snooping Solution (Snoopy Bus): 广播通知, 小型 Write Invalidate Protocol:写时通知失效, read miss 时从 cache 中找最新的

三状态,invalid,shared,exclusive;四事件:CPU/BUS

Write Broadcast Protocol (typically write through): 同时广 播更新所有副本

Directory-Based Schemes: 一开始就记录了重复数据的位 置, 点对点通知, 拓展好

Directory: track state of every block in memory, and change the state of block in cache according to directory block 三状态: shared/uncached/exclusive

Bit vector 表示哪个处理器有副本, dirty bit

validate

- Request to send invalidates
block at address A Fetch the Invalidate a shared copy at Home of block at a Home directory address A in the address ō and send it to its home a Home directory send memory (read miss response,

cache

directory

it to its

Remote caches remote caches that are caching ⋗

exclusive owner and Home directory Pat address A; and arrange to send data b

Processor P reads data at address A; make P a read sharer and arrange to send data back

Msg Content P, A