## 浙江大学 20<u>18</u>—20<u>19</u> 学年<u>秋冬</u>学期 《数字逻辑设计》课程期末考试试卷

课程号: 21100060, 开课学院: 计算机科学与技术学院

考试试卷: A 卷、B 卷(请在选定项上打 √)

Student ID:

Name:

考试形式:闭、开卷(请在选定项上打√),允许带/入场

考试日期: 2019 年 1 月 16 日, 考试时间: 120 分钟

## 诚信考试,沉着应考,杜绝违纪。

Dept.:

Section		1	2	3	4	5	Total
Score Reviewer				10			
					, i		
		* 1.4					
		Fill in the bl		number to		d bases :	(189.625) <sub>10</sub> =
<i>′</i>	-						
3) (	product (2%) is	The 2's	complement	(Without con	verting result	s to decimal) nary numbe	the 100000000
		4-to-1-line r	multiplexer ha	ıs	sign	nal inputs,	
6)	(1%) N	ormally, the sp	eed of Flip-flo	op is		than that	of latch.
7)	(2%) T			of a Flip-fl	op is the mir	imum amount	
8)	(2%) H	ow many Flip-	flops will be	complemented	i in an 8-bit l	oinary up coun	ter to reach the

next count after t	ne count 1010111	1;					
(2%) A 4K×16	ROM has	address lin	nes and	data lines			
(2%) In the V	erilog language,	variable of	type re	epresents a circuit			
connection, which can't be used for information storage; variable of type is							
used for data sto	rage.						
(20%) Choos	e the best answ	ver to fill the blanl	ks				
Which of the follo	owing logical gate	s can be used as a con	trollable inverter	?			
A. AND gate	B. OR gate	C. NOR gate	D. XOR gate				
The two types of	f gates which are	called universal gates	are				
A. AND/OR	B. NAND/NO	R C. AND/NAND	D. OR/NOR	The Ministra			
				1 1 2			
A. 15	B. 16			8			
The dual of funct	ion $F = X(\bar{Y}\bar{Z} +$						
			$+(Y+Z)(Y+\bar{Z})$	Ď			
82.0							
A programmabl	e device that uses			is .			
A. a PAL	B. a PLA		<del>-</del>				
A negative-edg	e-triggered J-K f	lip-flop is presently		tate. Which of the			
		6					
ates attacked that the							
				ock frequency of 80			
	put Addams,	•		ox nequency of 60			
	B 20 kHz	C. 5 kHz	D 10 kH2				
	put state of a Mo	said of commer arier :	- mpat paises II	are starting state is			
0000007		,					
	(2%) A 4K×16 1 (2%) In the V connection, which used for data sto  (20%) Choose Which of the followant of the two types of the two types of the dual of function of the dual of	(2%) A 4K×16 ROM has	(2%) A 4K×16 ROM has address lite (2%) In the Verilog language, variable of connection, which can't be used for information storage used for data storage.  (20%) Choose the best answer to fill the bland Which of the following logical gates can be used as a condition A. AND gate B. OR gate C. NOR gate. The two types of gates which are called universal gates. A. AND/OR B. NAND/NOR C. AND/NAND. The gate input cost (with NOT, GN) for logic expression.  A. 15 B. 16 C. 17  The dual of function $F = X(\bar{Y}\bar{Z} + \bar{Y}Z)$ is  A. $X + (\bar{Y} + \bar{Z})(Y + Z)$ B. $\bar{X}$ C. $X + (\bar{Y} + \bar{Z})(\bar{Y} + Z)$ D. $\bar{X}$ A programmable device that uses a look-up table (LUT) A. a PAL B. a PLA C. an FPGA A negative-edge-triggered J-K flip-flop is presently following input conditions will cause it to change states '0' to '1', NGT: Clock transition from '1' to '0')  A. CLK = NGT, J = 1, and K = 0 B. CLK = NGT, J. What is the output frequency of a 3-bit binary counter kHz?  A. 15 kHz B. 20 kHz C. 5 kHz  What is the output state of a Modulo 64 counter after the content of the state of a Modulo 64 counter after the content of the counter after the content of the counter after the content of the counter after	Used for data storage.  (20%) Choose the best answer to fill the blanks  Which of the following logical gates can be used as a controllable inverter A. AND gate B. OR gate C. NOR gate D. XOR gate The two types of gates which are called universal gates are  A. AND/OR B. NAND/NOR C. AND/NAND D. OR/NOR The gate input cost (with NOT, GN) for logic expression $F = AB(C + D)$ A. 15 B. 16 C. 17 D. 1  The dual of function $F = X(\bar{Y}\bar{Z} + \bar{Y}Z)$ is  A. $X + (\bar{Y} + \bar{Z})(Y + Z)$ B. $\bar{X} + (Y + Z)(Y + \bar{Z})$ C. $X + (\bar{Y} + \bar{Z})(\bar{Y} + Z)$ D. $X(Y + Z)(Y + \bar{Z})$ A programmable device that uses a look-up table (LUT) to generate logic A. a PAL B. a PLA C. an FPGA D. a ROM A negative-edge-triggered J-K flip-flop is presently in the CLEAR s following input conditions will cause it to change states? (Note: PGT: Clock transition from '1' to '0')  A. CLK = NGT, J = 1, and K = 0 B. CLK = NGT, J = 0, and K = 1  What is the output frequency of a 3-bit binary counter with an input clock HZ?  A. 15 kHz B. 20 kHz C. 5 kHz D. 10 kHz  What is the output state of a Modulo 64 counter after 92 input pulses if			


- 9) The first step in a read or write operation for a Random Access Memory is to \_\_\_\_\_
  - A. activate the read or write input

B. send or obtain the data

C. place a valid address on the address bus

D. start a refresh cycle

10) The timing parameter for the gates and flip-flops in the sequential circuit given below are as follows: AND Gate:  $t_{pd} = 7.0$ ns; OR Gate:  $t_{pd} = 8.0$ ns; XOR Gate:  $t_{pd} = 11.0$ ns; Flip-flop:  $t_{pd} = 8.0$ ns,  $t_{s} = 4.0$ ns,  $t_{h} = 1.0$ ns. The maximum frequency of operation of the sequential circuit is \_\_\_\_\_.



A. 33.33MHz

B. 18.18MHz

C. 24.39MHz

D. 22.72MHz

## 3. (15%) Verilog and Kaunaugh Map

1) (6%) Draw the logic diagram of the circuit specified by the following Verilog description:

module Circuit A (A, B, C, D, F);

input A, B, C, D;

output F;

wire w, x, y, z, a, d;

or (x, B, C, d);

and (y, a, c);

and (w, z, B);

and (z, y, A);

or (F, x, w);

not (a, A);

not (d, D);

endmodule

2) (4%) Please simplify the function using algebraic manipulation, and give the identities or laws in the steps where necessary.

$$F = \bar{A}B(\bar{D} + \bar{C}D) + B(A + \bar{A}CD)$$


3) (5%) Simplify the function using Karnaugh maps:

$$F(A,B,C,D) = \sum (0,3,5,7,8,9,11,15) + \sum d(2,10,13)$$

and answer the following questions. (Note: the most significant bit is A)

a) (2%) Draw the K-Map of the function

- b) (1%) List the essential prime implicants:
- c) (2%) Perform the optimization in the form of SOP
- 4. (15%) Analyze the following circuits
- 1) (7%) According to the following logic circuit diagram, write down the canonical sum of product expression.




2) (8%) The following register transfer operations will be implemented where K1, K0 are two input Boolean variables:

$$\overline{K1} \ \overline{K0}$$
: R1  $\leftarrow$  R2

$$\overline{K1}$$
  $K0: R2 \leftarrow R3$ 

$$K1 \overline{K0}$$
: R3  $\leftarrow$  R2

All four n-bit registers R1, R2, R3, and R4 have three-state bi-directional data input/output lines connecting to a shared bus as shown in the figure below. Fill in the control signals (Load and IOCTRL) to each of these four registers so that the above conditional register transfer operations can be realized. (Note: IOCTRL=0: read data from bus, IOCTRL=1: write data to bus)



	Load	IOCTRL
R1		
R2		
R3		
R4		

## 5. (30%) Circuit design

1) (10%) Design a full-subtractor circuit with three inputs X, Y,  $B_{in}$  and two outputs Diff and  $B_{out}$ . The circuit subtracts  $X - Y - B_{in}$ , where  $B_{in}$  is the input borrow,  $B_{out}$  is the output borrow, and Diff is the difference. Please find the circuit's truth table, Boolean equation, and a logic diagram.

2) (20%) Design a sequential circuit with two D flip-flops A and B, and one input x\_in. When x\_in = 0, the state of the circuit remains the same. When x\_in = 1, the circuit goes through the state transitions from 00 to 01, to 11, to 10, back to 00, and repeats. Please write down the state diagram, state table, next state function, input equation and draw the circuit.