

计算机体系结构 A4 叶振宇 3090103433
计算机设计基础
Computer Architecture plays an important role in performance improvement.
Pipeline, dynamic scheduling, ooo, branch prediction, speculation, superscalar, VLIW, prediction
Instructions and so on.
微处理器四个阶段: Microprocessors-
Quantitative Architecture-Instruction-Level
Parallelism-Thread-level/Data-level parallelism
体系的三个分类: Instruction set
architecture-Microarchitecture-System Design
ISA 七个方面: Class of ISA-Memory addressing-Addressing
modes-Types and sizes of operands-Operations-Control
flow instructions-Encoding an ISA
Three Wall: ILP (指令级并行) Memory Power
计算机分类: 根据指令和数据流
SISD,MISD(少),SIMD(IIIIac-IV CM-2),MIMD(SPARCcenter T3D)
MIMD 的两种编程模式: SPMD(单程序),MPMD
桌面计算-Optimized price- performance
服务器-dependability 可靠 scalability-efficient throughput
嵌入式 Embedded-Real time-Strict resource constraints
Register machine vs Stack machine vs
Accumulator machine RISC vs. CISC
技术趋势: Cost decrease rate ~ density increase rate
Technology improves continuously, an impact of this
improvements can be in discrete leaps.
电能趋势: (电压更低更省电性能没降多少, 多核降低电压
提性能)
挑战: distributing the power-removing the heat-preventing
hot spot
Cost 趋势: 因素: time volume commodification
Component direct (加工) indirect (渠道) ASP list price
(仓储利润)
可靠性 The quality of the delivered service such that
quality of the delivered service such that reliance can
justifiably be placed on this service.
reliability, maintainability, availability
量度标准: MTTF MTTR FIT = 1/MTTF
MTBF = MTTF+MTTR
Availability= MTTF/MTBF
解决: time/resource redundancy
测度性能:
Wall-clock-time (response/elapse) 唯一性能通用指标
CPU time(不含 IO) = user + system
Throughout: Amount of work done in a given time (带宽
可能重于延迟)
Response 升 throughout 升 换 CPU
Throughout 升 response 不一定升 多 CPU
MIPS - Millions of Instructions per Second
<div>MIPS = <math>\frac{\text{\# of instructions}}{\text{benchmark}} \times \frac{\text{benchmark}}{\text{total run time}}</math></div>
<div>1,000,000</div> 同指令集对比
SPEC The System Performance Evaluation Cooperative
Maximizing performance means minimizing response
(execution) time
等价权重计算 $1/(t_i \cdot \text{SUM}(1/t_j))$
Geometric mean does NOT predict run time
定量原则: 利用流水线 (最重要) 流水线 CPU (指令级)
组关联 cache 流水功能部件 (操作级)
Locality: 时空
Focus on the common case: (重要 普遍 pervasive)
Simple Is fast Amdahl's law
Speedup = $\frac{1}{1 + \frac{\text{增强后表现} - \text{增强前表现}}{\text{增强前表现}}}$
<div><math display="block">= \frac{1}{\left( (1 - \text{Fraction}_{enhanced}) + \frac{\text{Fraction}_{enhanced}}{\text{Speedup}_{enhanced}} \right)}</math></div>
Total speedup no more than 1/(1-f)
影响:
Program ic
Compiler ic cpi
Instruction set ic cpi
Organization cpi cc
Technology cc
TPC-C (TransactionProcessing PerformanceCouncil) :
standard industry benchmark for OLTP
Benchmark 不可能永远有效
Peak performance tracks observed performance. X
指令集架构 Instruction Set Architecture

ISA 分类: stack accumulator gpr  
Gpr 中: alu 中 memory 操作数个数  
RR lsw 0; RM-1 (src only); MM-2 或 3

C = A + B				
Stack	Accum	Mem-mem	Reg-mem	Reg-reg
Push A	Load A	Add C, A, B	Load R1, A	Load R1, A
Push B	Add B		Add R1, B	Load R2, B
Add	Store C		Store C, R1	Add R3, R1, R2
Pop C				Store C, R3

寄存器更快，寄存器可以存储变量，编译器可以直接使用，减小代码密度（寄存器用更少的位）

RR 指令条数最多，密度最低，但最简单，固定指令长度，固定编码复杂度，小 CPI

内存编址 word bit byte Intel 小端 小处为低位 对齐

寻址模式 模式越多，降低指令条数，体系变复杂，CPI 增大

Register	Add R4, R3	流行模式：
Immediate	Add R4, #3	displacement
Displacement	Add R4, 100(R1)	(12-16bits) 立即数
Register indirect	Add R4, (R1)	(8-16bits) 间接寄存器
Indexed	Add R3, (R1+R2)	
Direct or absolute	Add R1, 1000	
Memory indirect	Add R1, @(R3)	
Autoincrement	Add R1, (R2)+	
Autodecrement	Add R1, -(R2)	
Scaled	Add R1, 100(R2)[R3]	

操作数大小类型：DSP 需要宽寄存器加速定点运算

指令集操作：Arithmetic and logical-Data transfer-Control

All machines MUST provide instruction support for basic system functions.

Floating point instructions are optional but are commonly provided.

控制流指令：branch call jump return 7bits

Three techniques to specify the branch conditions:  
condition code（指令顺序）/register（占用寄存器）/and branch（相当于两条指令）

Caller can deliver variables to callee via callee save registers

只要程序用到某寄存器，其在调用时，都保存

指令系统编码：影响编译系统的大小，CPU 的实现

Key factor: The range of addressing modes; The degree of independence between opcodes and addressing modes

定长编码：程序大，代码密度低，易实现

编译器角色：design architectures to be compiler targets

至少 16 个寄存器 keep it simple less Is more

all addressing modes apply to all data transfer instructions

MIPS:

Sp29 gp28 fp30 ra31 lui ori 配合使用，记入 32 位数于寄存器 a0-a3 传参 v0-v1 返回 jal 记录返回地址于 31

CISC 存储资源少，着重编译器优化

RISC 降低 cpi 降低指令集 Is 结果

Pipeline 流水线

降低 CPU 时间，增大 throughput，增大资源利用率

exploits parallelism among the instructions in a sequential instruction stream

machine cycle = 最长的某 stage 的时间

Machine cycle > latch latency + clock skew

理想 speedup = 流水级

不能级数太多：无法分，级之间有延迟，逻辑复杂，指令相关，Lots of complications.

slt set when less than 三参数

针对单周期，流水线降低 ct, 针对多周期，降低 cpi

各 stage 执行时间不同降低性能，冲突

latch 作用，不同指令间不影响，数据传递

the memory system must deliver 5 times the bandwidth over the unpipelined version.

结构：These are conflicts over hardware resources

数据：Instruction depends on result of prior computation which is not ready (computed or stored) yet

控制：branch condition and the branch PC are not available in time to fetch an instruction on the next clock

stall 法

jmp jal 没有 rs; wreg&m2r 为 lw; wreg 则为 alu 或 lw

alurr beq bne sw 将 rt 作为源寄存器; branch 则为 branch

cpi = 1 + 平均每条指令 stall 数

Pipeline depth

Speedup =  $\frac{\text{Pipeline depth}}{1 + \text{Pipeline stall cycles per instruction}}$

结构、数据 hazard

Stall (bubble)，最简单 delays all instructions issued after the instruction that was stalled, while other instructions in the pipeline go on proceeding，不再取新指令

结构 hazard: replicate hardware: 分开指令数据 memory

Multiple memory port/instruction buffer

Double bump（双重触发）先写后读 fully pipeline，多冗余（浮点部件）

允许结构竞争 (影响不大, 不常见): cost (memory bandwidth, 性能是否足够提高); latency
数据 hazard:
读和写冲突, 停两拍
Stall-add hardware interlock,
逻辑判断: IDEX 源和后面的 EXMEM 及 IDEX 目的对比, 若冲突, 则让 IDEX 成为 NOP, 禁写
Forward path (bypass short-circuiting)
EX/MEM.ALUoutput → ALU input port (相邻)
MEM/WB.ALUoutput → ALU input port (隔一拍)
MEM/WB LMD→ALUinput (隔一拍, 旧指令为 lw)
旧指令的目标寄存器不能为 0, 对于 MEMWB 端, 要先排除 EXMEM 端的冲突
Branch 在 ID 结束, 则需要 forward 到 ID, 产生无法解决的 stall
Load stall 不能解决 lw 之后紧跟 (不含 sw) 冲突 (必停一拍)
编译器 (compile scheduling), 在 lw 后跟上一条无关指令
Control hazard: 造成很大的性能损失, 超过数据
the deeper the pipeline, the worse the branch penalty in clock cycles
A higher CPI processor can afford to have more expensive branches
解决方案: freeze or flush the pipeline
MEM 结束停 3 拍, 代价固定, 软件不能改, 损失了 not-taken.
Predict-not-taken
MEM 结束决定地址时已经进入三条指令, nop (来得及)
Not taken 0stall; taken 3stall
Perf = 1+ br% * take% *3
代码更改, if 下的代码执行可能性更高
Predict-taken 实际上 60%都是 taken
ID 确定是否 taken, MEM 出最终地址, 地址一算好就取指令 (仅先知道目标地址后知道是否 taken 才有效), 对 5 流水线基本无优点
必停一拍 (无法确定 taken 地址)
taken 停 1 拍, not taken 3 拍
perf=1+Br%*(taken%*1+untaken%*3)
Delayed branch ID 结束一切 中间未知 1 拍可插无关指令
the branch delay slot 编译器
From before 总是改进/target 可能要重复指令变大程序
/fall-through 不 taken 时有改进, 对 taken 不能有影响
考虑编译器复杂性, slot 往往只有一个即使停多拍
Branch prediction
Static 是否 taken; profile information from previous run
Dynamic 1/2/N bit/correlating (关联) branch prediction
1 位, 预测错误变位
2 位, 连续两次预测错误变位
Correlate 结合全局预测位和局部预测位
拓展
Latency 功能完成时钟-1;
initiation interval 两条同指令间隔
对于全流水, 后者为 1, 对于非流水后者为前者加 1
浮点乘 7 步, 浮点加 4 步, 浮点除 25 步 (非流水)
新的 latch, 注意 memory 的带宽
WAW 型数据冒险乱序写, 操作延迟变大 RAW 更频繁
写口冲突: 增加写口, ID 插 stall (移位寄存器记录写时刻, 加重数据冒险), MEM 或 WB 插 stall (易检测, 但两个地方 stall)
数据冒险类型: RAW; WAW (在多个 stage 写能发生), WAR (少, 读很早, 复杂编址中可能)
解决 WAW: Stall an instruction; Cancel the WB phase of the earlier instruction (都可在 ID 完成)
寄存器有两套, 结构竞争有所不同
RAW stall: source registers are no longer listed as destinations; source registers are no longer listed as the destination of a load in the EX/MEM register.
WAW: Check instructions in A1, ..., A4, Divide, or M1, ..., M7 for 相同目的。
Exceptions and Interrupts
turn off all writes for the faulting instruction and any instruction that issued after the faulting instruction
saves the PC of the offending instruction
precise exceptions: All instructions before the faulting instruction complete, 运行慢
旧指令的中断优先级高
设计流水线指令集:
Avoid variable instruction lengths and running times
Avoid sophisticated addressing modes
Don't allow self modifying code
Avoid implicitly setting CCs in instructions
长流水: requires additional forwarding hardware
more complex hazard detection to find dependencies

### 3 Forwarding paths:

EXMEMWB, ALUoutput → ALU input port  
MEMWB, IDMR → ALU input port (0)  
MEMWB, IDMR → ALU input port (1)

The diagram illustrates the three forwarding paths in a 5-stage MIPS processor. The stages are Instruction (ID), Execute (EXE), Memory (MEM), and Write Back (WB). The ALU is located in the EXE stage. The forwarding paths are shown as green arrows:

- EXMEMWB path:** Forwarding the ALU output from the EXE stage to the ALU input port A.
- MEMWB, IDMR path:** Forwarding the ALU output from the MEMWB stage to the ALU input port B.
- MEMWB, IDMR path:** Forwarding the ALU output from the MEMWB stage to the ALU input port A.

The diagram also shows the control unit, registers, and the write-back path.