

# User's Manual V1.29.02



Micrium 1290 Weston Road, Suite 306 Weston, FL 33326 USA

#### www.Micrium.com

Designations used by companies to distinguish their products are often claimed as trademarks. In all instances where Micrium Press is aware of a trademark claim, the product name appears in initial capital letters, in all capital letters, or in accordance with the vendor's capatilization preference. Readers should contact the appropriate companies for more complete information on trademarks and trademark registrations. All trademarks and registerd trademarks in this book are the property of their respective holders.

Copyright © 2013 by Micrium except where noted otherwise. All rights reserved. Printed in the United States of America. No part of this publication may be reproduced or distributed in any form or by any means, or stored in a database or retrieval system, without the prior written permission of the publisher; with the exception that the program listings may be entered, stored, and executed in a computer system, but they may not be reproduced for publication.

The programs and code examples in this book are presented for instructional value. The programs and examples have been carefully tested, but are not guaranteed to any particular purpose. The publisher does not offer any warranties and does not guarantee the accuracy, adequacy, or completeness of any information herein and is not responsible for any errors and ommissions. The publisher assumes no liability for damages resulting from the use of the information in this book or for any infringement of the intellectual property rights of third parties that would result from the use of this information.



# **USER'S MANUAL VERSIONS**

If you find any errors in this document, please inform us and we will make the appropriate corrections for future releases.

Manual Version	Date	Ву	Description
V1.23	2009/06/22	SR	Created Manual
V1.23	2009/07/05	ITJ	Updated Manual
V1.23	2009/07/13	ITJ	Released Manual V1.23
V1.24	2009/08/24	ITJ	Added CPU Timestamp Notes/Examples
V1.24	2009/12/07	ITJ	Added CPU Timestamp Frequency
V1.25	2010/01/10	ITJ	Updated CPU Timestamp Changes
V1.26	2010/04/19	ITJ	Updated Manual
V1.27	2010/06/18	ITJ	Updated Manual
V1.27a	2010/09/20	ITJ	Converted document from Word to FrameMaker
V1.28	2010/12/17	ITJ	Updated Manual
V1.28.00	2011/02/16	ITJ	Re-released V1.28 Manual as V1.28.00
V1.29.00	2011/07/27	ITJ	Updated Manual
V1.29.01	2012/02/22	FBJ	Updated Manual
V1.29.02	2013/03/18	JBL	Updated Manual

# Table of Contents

Chapter 1	Introduction	6
1-1	Portable	6
1-2	Scalable	6
1-3	Coding Standards	6
1-4	MISRA C	7
1-5	Safety Critical Certification	7
1-6	μC/CPU Limitations	7
Chapter 2	Directories and Files	8
Chapter 3	μC/CPU Processor/Compiler Port Files	12
3-1	Standard Data Types	12
3-2	CPU Words	12
3-2-1	CPU Word Sizes	12
3-2-2	CPU Word-Memory Order	13
3-3	CPU Stacks	13
3-4	CPU Critical Sections	13
3-4-1	CPU_SR_ALLOC()	15
3-4-2	CPU_CRITICAL_ENTER()	16
3-4-3	CPU_CRITICAL_EXIT()	18
3-4-4	CPU_INT_DIS()	20
3-4-5	CPU_INT_EN()	22
Chapter 4	μC/CPU Core Library	24
4-1	μC/CPU Core Library Configuration	24
4-2	μC/CPU Core Library Functions and Macros	25
4-2-1	CPU_Init()	25
4-2-2	CPU_SW_EXCEPTION()	26

4-2-3	CPU_CntLeadZerosXX()	28
4-2-4	CPU_CntTrailZerosXX()	30
Chapter 5	μC/CPU Host Name	32
5-1	μC/CPU Host Name Configuration	32
5-2	μC/CPU Host Name Functions	33
5-2-1	CPU_NameCir()	33
5-2-2	CPU_NameGet()	34
5-2-3	CPU_NameSet()	36
Chapter 6	μC/CPU Timestamps	38
6-1	μC/CPU Timestamps Configuration	39
6-2	μC/CPU Timestamps Functions	40
6-2-1	CPU_TS_Get32()	40
6-2-2	CPU_TS_Get64()	42
6-2-3	CPU_TS_Update()	44
6-2-4	CPU_TS_TmrInit()	45
6-2-5	CPU_TS_TmrRd()	47
6-2-6	CPU_TS_TmrFreqGet()	50
6-2-7	CPU_TS_TmrFreqSet()	52
6-2-8	CPU_TS32_to_uSec()	54
6-2-9	CPU_TS64_to_uSec()	56
Chapter 7	μC/CPU Interrupts Disabled Time Measurement	58
7-1	μC/CPU Interrupts Disabled Time Measurement Configuration	58
7-2	μC/CPU Interrupts Disabled Time Measurement Functions	59
7-2-1	CPU_IntDisMeasMaxGet()	59
7-2-2	CPU_IntDisMeasMaxCurGet()	60
7-2-3	CPU_IntDisMeasMaxCurReset()	61
Appendix A	uC/CPU Licensing Policy	62

# Chapter

1

# Introduction

Designed with Micrium's renowned quality, scalability and reliability, the purpose of  $\mu$ C/CPU is to provide a clean, organized ANSI C implementation of each processor's/ compiler's hardware-dependent.

# 1-1 PORTABLE

 $\mu$ C/CPU was designed for the vast variety of embedded applications. The processor-dependent source code for  $\mu$ C/CPU is designed to be ported to any processor (CPU) and compiler while  $\mu$ C/CPU's core library source code is designed to be independent of and used with any processor/compiler.

# 1-2 SCALABLE

The memory footprint of  $\mu$ C/CPU can be adjusted at compile time based on the features you need and the desired level of run-time performance.

# 1-3 CODING STANDARDS

Coding standards have been established early in the design of µC/CPU and include:

- C coding style
- Naming convention for #define constants, macros, variables and functions
- Commenting
- Directory structure

# 1-4 MISRA C

The source code for  $\mu$ C/CPU follows the Motor Industry Software Reliability Association (MISRA) C Coding Standards. These standards were created by MISRA to improve the reliability and predictability of C programs in critical automotive systems. Members of the MISRA consortium include Delco Electronics, Ford Motor Company, Jaguar Cars Ltd., Lotus Engineering, Lucas Electronics, Rolls-Royce, Rover Group Ltd., and other firms and universities dedicated to improving safety and reliability in automotive electronics. Full details of this standard can be obtained directly from the MISRA web site, http://www.misra.org.uk.

# 1-5 SAFETY CRITICAL CERTIFICATION

 $\mu$ C/CPU has been designed and implemented with safety critical certification in mind.  $\mu$ C/CPU is intended for use in any high-reliability, safety-critical systems including avionics RTCA DO-178B and EUROCAE ED-12B, medical FDA 510(k), IEC 61508 industrial control systems, and EN-50128 rail transportation and nuclear systems.

For example, the FAA (Federal Aviation Administration) requires that all the source code for an application be available in source form and conforming to specific software standards in order to be certified for avionics systems. Since most standard library functions are provided by compiler vendors in uncertifiable binary format,  $\mu$ C/CPU provides its library functions in certifiable source-code format.

If your product is not safety critical, you should view the software and safety-critical standards as proof that µC/CPU is a very robust and highly-reliable software module.

# 1-6 µC/CPU LIMITATIONS

By design, we have limited some of the feature of  $\mu$ C/CPU:

■ Support for 64-bit data not available for all CPUs

# Chapter

2

# Directories and Files

The distribution of  $\mu$ C/CPU is typically included in a ZIP file called: Micrium\_uC-CPU-Vxyy.zip. (Note: The ZIP file name might also include customer names, invoice numbers, and file creation date.) The ZIP file contains all the source code and documentation for  $\mu$ C/CPU organized in a directory structure according to "AN-2002,  $\mu$ C/OS-II Directory Structure." Specifically, the files may be found in the following directories:

# \Micrium\Software\uC-CPU

This is the main directory for  $\mu$ C/CPU and contains generic, processor-independent source code including:

# cpu\_def.h

This file declares #define constants used to configure processor/compiler-specific CPU word sizes, endianness word order, critical section methods, and other processor configuration.

# cpu\_core.c and cpu\_core.h

These files contain source code that implements  $\mu$ C/CPU features such as host name allocation, timestamps, time measurements, and counting lead zeros.

# \Micrium\Software\uC-CPU\Doc

This directory contains all µC/CPU documentation files.

# **\Micrium\Software\uC-CPU\Cfg\Template**

This directory contains a template file,  $cpu\_cfg.h$ , which includes configuration for  $\mu C/CPU$  features such as host name allocation, timestamps, time measurements, and assembly optimization. Your application must include a  $cpu\_cfg.h$  configuration file with application-specific configuration settings.

# \Micrium\Software\uC-CPU\BSP\Template

This directory contains a template file,  $cpu\_bsp.c$ , which includes function templates for the board-specific (BSP) code required if certain  $\mu C/CPU$  features such as timestamp time measurements and assembly optimization are enabled. Your application must include code for all BSP functions enabled in  $cpu\_cfg.h$ .

# **\Micrium\Software\<CPU Type>\<Compiler>**

μC/CPU also contains additional sub-directories specific to each processor/compiler combination organized as follows:

### cpu.h

This file contains  $\mu$ C/CPU configuration specific to the processor (CPU Type) and compiler (Compiler), such as data type definitions, processor address and data word sizes, endianness word order, and critical section macros. See Chapter 3, " $\mu$ C/CPU Processor/Compiler Port Files" on page 12 for more details.

### cpu\_a.asm or cpu\_a.s

These (optional) files contains assembly code to enable/disable interrupts, implement critical section methods, and any other processor-specific code not already defined or implemented in the processor's cpu.h (or cpu.c).

### cpu.c

This (optional) file contains C and/or assembly code to implement processor-specific code not already defined or implemented in the processor's cpu.h (or cpu\_a.asm).

# \Template\cpu.h and cpu\_a.asm

These template  $\mu$ C/CPU configuration files include example configurations for a generic processor/compiler.

An example of ARM-specific CPU processor files is shown in Figure 2-1:




Figure 2-1 µC/CPU ARM CPU Directories and Files Example

Application files which intend to make use of  $\mu C/CPU$  macros or functions should #include the desired  $\mu C/CPU$  header files. In addition, applications are required to configure  $\mu C/CPU$  features in application-specific configuration file,  $cpu\_cfg.h$ .

# Chapter

3

# µC/CPU Processor/Compiler Port Files

 $\mu$ C/CPU contains configuration specific to each processor and compiler, such as standard data type definitions, processor address and data word sizes, endianness word order, critical section macros, and possibly other functions and macros. These are defined in each specific processor/compiler subdirectory's **cpu**.h.

# **3-1 STANDARD DATA TYPES**

μC/CPU ports define standard data types such as CPU\_CHAR, CPU\_BOOLEAN, CPU\_INT08U, CPU\_INT16S, CPU\_FP32, etc. These data types are used in Micriµm applications, and may be used in your applications, to facilitate portability independent of and between processors/compilers. Most μC/CPU processor/compiler port files minimally support 32-bit data types, but may optionally support 64-bit (or greater) data types.

In addition, several regularly-used function pointer data types are defined.

# **3-2 CPU WORDS**

# 3-2-1 CPU Word Sizes

μC/CPU ports include word size configuration such as CPU\_CFG\_ADDR\_SIZE, CPU\_CFG\_DATA\_SIZE, and CPU\_CFG\_DATA\_SIZE\_MAX; configured via CPU\_WORD\_SIZE\_08, CPU\_WORD\_SIZE\_16, CPU\_WORD\_SIZE\_32, and CPU\_WORD\_SIZE\_64.

In addition, the following CPU word sizes are also defined based on the configured sizes of CPU\_CFG\_ADDR\_SIZE and CPU\_CFG\_DATA\_SIZE : CPU\_ADDR, CPU\_DATA, CPU\_ALIGN, and CPU\_SIZE\_T.

# 3-2-2 CPU Word-Memory Order

μC/CPU ports configure CPU\_CFG\_ENDIAN\_TYPE to indicate the processor's word-memory order endianness. CPU\_ENDIAN\_TYPE\_LITTLE indicates that a CPU stores/reads data words in memory with the most significant octets at lower memory addresses (and the least significant octets at higher memory addresses) while a CPU\_ENDIAN\_TYPE\_BIG CPU stores/reads data words in memory with the most significant octets at higher memory addresses (and the least significant octets at lower memory addresses).

# **3-3 CPU STACKS**

μC/CPU ports configure CPU\_CFG\_STK\_GROWTH to indicate the direction in memory a CPU updates its stack pointers after pushing data onto its stacks. CPU\_STK\_GROWTH\_HI\_TO\_LO indicates that a CPU decrements its stack pointers to the next lower memory address after data is pushed onto a CPU stack while a CPU\_STK\_GROWTH\_LO\_TO\_HI CPU increments its stack pointers to the next higher memory address after data is pushed.

In addition, each  $\mu$ C/CPU processor port defines a CPU\_STK data type to the CPU's stack word size.

# 3-4 CPU CRITICAL SECTIONS

 $\mu$ C/CPU ports include CPU critical section configuration CPU\_CFG\_CRITICAL\_METHOD that indicates how a CPU disables/re-enables interrupts when entering/exiting critical, protected sections:

CPU\_CRITICAL\_METHOD\_INT\_DIS\_EN merely disables/enables interrupts on critical section enter/exit. This is not a preferred method since it does not support multiple levels of interrupts. However, with some processors/compilers, this is the only available method.

CPU\_CRITICAL\_METHOD\_STATUS\_STK pushes/pops interrupt status onto stack before disabling/re-enabling interrupts. This is one preferred method since it supports multiple levels of interrupts. However, this method assumes that the compiler provides C-level and/or assembly-level functionality for pushing/saving the interrupt status onto a local stack, disabling interrupts, and popping/restoring the interrupt status from the local stack.

CPU\_CRITICAL\_METHOD\_STATUS\_LOCAL saves/restores interrupt status to a local variable before disabling/re-enabling interrupts. This also is a preferred method since it supports multiple levels of interrupts. However, this method assumes that the compiler provides C-level and/or assembly-level functionality for saving the interrupt status to a local variable, disabling interrupts, and restoring the interrupt status from the local variable.

Each  $\mu$ C/CPU processor port implements critical section macros with calls to interrupt disable/enable macros. Applications should only use the critical section macros (see section 3-4-2 "CPU\_CRITICAL\_ENTER()" on page 16 and section 3-4-3 "CPU\_CRITICAL\_EXIT()" on page 18) since interrupt disable/enable macros (see section 3-4-4 "CPU\_INT\_DIS()" on page 20 and section 3-4-5 "CPU\_INT\_EN()" on page 22) are intended for use only by core  $\mu$ C/CPU functions.

Each µC/CPU processor port may define its interrupt disable/enable macros with inline-assembly directly in cpu.h, or calls to C functions defined in cpu.c, or calls to assembly subroutines defined in cpu\_a.asm (or cpu\_a.s). The specific implementation should be based on the processor port's configured CPU critical section method.

In addition, each  $\mu$ C/CPU processor port defines an appropriately-sized CPU\_SR data type large enough to completely store the processor's/compiler's status word. CPU\_CRITICAL\_METHOD\_STATUS\_LOCAL method requires each function that calls critical section macros or interrupt disable/enable macros to declare local variable cpu\_sr of type CPU\_SR, which should be declared via the CPU\_SR\_ALLOC() macro (see section 3-4-1).

# 3-4-1 CPU\_SR\_ALLOC()

Allocates CPU status register word as local variable cpu\_sr, when necessary, for use with critical section macros.

### **FILES**

Each specific processor's/compiler's cpu.h

# **PROTOTYPE**

```
CPU_SR_ALLOC();
```

### **ARGUMENTS**

None.

# **RETURNED VALUE**

None.

### **REQUIRED CONFIGURATION**

None.

# **NOTES / WARNINGS**

CPU\_SR\_ALLOC() *must* be called immediately after the last local variable declaration in a function but before any code statements.

# 3-4-2 CPU\_CRITICAL\_ENTER()

Enters critical sections, disabling interrupts.

# **FILES**

Each specific processor's/compiler's cpu.h

### **PROTOTYPE**

CPU\_CRITICAL\_ENTER();

### **ARGUMENTS**

None.

### **RETURNED VALUE**

None.

### **REQUIRED CONFIGURATION**

None.

# **NOTES / WARNINGS**

CPU\_CRITICAL\_ENTER()/CPU\_CRITICAL\_EXIT() should be used to protect critical sections of code from interrupted or concurrent access when no other protection mechanisms are available or appropriate. For example, system code that must be re-entrant but without use of a software lock should protect the code using CPU critical sections.

Since interrupts are disabled upon calling CPU\_CRITICAL\_ENTER() and are not re-enabled until after calling CPU\_CRITICAL\_EXIT(), interrupt and operating system context switching are postponed while all critical sections have not completely exited.

Critical sections can be nested any number of times as long as CPU\_CFG\_CRITICAL\_METHOD is not configured as CPU\_CRITICAL\_METHOD\_INT\_DIS\_EN, which would re-enable interrupts upon the first call to CPU\_CRITICAL\_EXIT(), not the last call.

CPU\_CRITICAL\_ENTER() *should/must* always call CPU\_CRITICAL\_EXIT() once critical section protection is no longer needed.

# 3-4-3 CPU\_CRITICAL\_EXIT()

Exits critical sections, restoring previous interrupt status and/or enabling interrupts.

# **FILES**

Each specific processor's/compiler's cpu.h

### **PROTOTYPE**

CPU\_CRITICAL\_EXIT();

### **ARGUMENTS**

None.

### **RETURNED VALUE**

None.

### **REQUIRED CONFIGURATION**

None.

# **NOTES / WARNINGS**

CPU\_CRITICAL\_ENTER()/CPU\_CRITICAL\_EXIT() should be used to protect critical sections of code from interrupted or concurrent access when no other protection mechanisms are available or appropriate. For example, system code that must be re-entrant but without use of a software lock should protect the code using CPU critical sections.

Since interrupts are disabled upon calling CPU\_CRITICAL\_ENTER() and are not re-enabled until after calling CPU\_CRITICAL\_EXIT(), interrupt and operating system context switching are postponed while all critical sections have not completely exited.

Critical sections can be nested any number of times as long as CPU\_CFG\_CRITICAL\_METHOD is not configured as CPU\_CRITICAL\_METHOD\_INT\_DIS\_EN, which would re-enable interrupts upon the first call to CPU\_CRITICAL\_EXIT(), not the last call.

 $\mbox{CPU\_CRITICAL\_EXIT()}$  must always call  $\mbox{CPU\_CRITICAL\_ENTER()}$  at the start of critical section protection.

# 3-4-4 CPU\_INT\_DIS()

Saves current interrupt status, if processor/compiler capable, and then disables interrupts.

# **FILES**

Each specific processor's/compiler's cpu.h

# **PROTOTYPE**

CPU\_INT\_DIS();

### **ARGUMENTS**

None.

# **RETURNED VALUE**

None.

### **REQUIRED CONFIGURATION**

None.

# **NOTES / WARNINGS**

CPU\_INT\_DIS() should be defined based on the processor port's configured CPU critical section method, CPU\_CFG\_CRITICAL\_METHOD; and may be defined with inline-assembly directly in cpu.h, or with calls to C functions defined in cpu.c, or calls to assembly subroutines defined in cpu\_a.asm (or cpu\_a.s). See also section 3-4.

### **EXAMPLE TEMPLATES**

The following example templates assume corresponding functions are defined in either cpu.c or cpu\_a.asm:

# 3-4-5 CPU\_INT\_EN()

Restores previous interrupt status and/or enables interrupts.

# **FILES**

Each specific processor's/compiler's cpu.h

# **PROTOTYPE**

CPU\_INT\_EN();

### **ARGUMENTS**

None.

# **RETURNED VALUE**

None.

### **REQUIRED CONFIGURATION**

None.

# **NOTES / WARNINGS**

CPU\_INT\_EN() should be defined based on the processor port's configured CPU critical section method, CPU\_CFG\_CRITICAL\_METHOD; and may be defined with inline-assembly directly in cpu.h, or with calls to C functions defined in cpu.c, or calls to assembly subroutines defined in cpu\_a.asm (or cpu\_a.s). See also section 3-4.

# **EXAMPLE TEMPLATES**

The following example templates assume corresponding functions are defined in either cpu.c or cpu\_a.asm:

```
#if
       (CPU_CFG_CRITICAL_METHOD == CPU_CRITICAL_METHOD_INT_DIS_EN)
                                                /* Enable interrupts.
#define CPU_INT_EN() do { CPU_IntEn(); } while (0)
#endif
#if
       (CPU_CFG_CRITICAL_METHOD == CPU_CRITICAL_METHOD_STATUS_STK)
                                                 /* Pop CPU status.
                                                                                          */
#define CPU_INT_EN() do { CPU_SR_Pop(); } while (0)
#endif
#if
     (CPU_CFG_CRITICAL_METHOD == CPU_CRITICAL_METHOD_STATUS_LOCAL)
                                                 /* Restore CPU status.
                                                                                          */
#define CPU_INT_EN() do { CPU_SR_Restore(cpu_sr); } while (0)
#endif
```

# Chapter

4

# μC/CPU Core Library

 $\mu$ C/CPU core library functions initialize  $\mu$ C/CPU, handle software exceptions, and include features such as counting the leading or trailing zeros in a word. These features are configured in cpu\_cfg.h and defined in cpu\_core.c.

# 4-1 μC/CPU CORE LIBRARY CONFIGURATION

The following core  $\mu C/CPU$  configurations must be configured in  $cpu\_cfg.h$ :

functionality in assembly (see section 4-2-3). This feature is enabled if the macro

is #define'd in cpu\_cfg.h (or cpu.h).

functionality in assembly (see section 4-2-4). This feature is enabled if the macro is #define'd in cpu\_cfg.h (or cpu.h).

# 4-2 μC/CPU CORE LIBRARY FUNCTIONS AND MACROS

# 4-2-1 CPU\_Init()

Initializes the core CPU module.

# **FILES**

cpu\_core.h/cpu\_core.c

# **PROTOTYPE**

void CPU\_Init (void);

### **ARGUMENTS**

None.

# **RETURNED VALUE**

None.

# **REQUIRED CONFIGURATION**

None.

# **NOTES / WARNINGS**

CPU\_Init() must be called by application code prior to calling any other core CPU functions:

- CPU host name
- CPU timestamps
- CPU interrupts disabled time measurements

# 4-2-2 CPU\_SW\_EXCEPTION()

Traps an unrecoverable software exception.

# **FILES**

cpu\_core.h

### **PROTOTYPE**

```
CPU_SW_EXCEPTION();
```

### **ARGUMENTS**

err\_rtn\_val

Error type and/or value of the calling function to return.

# **RETURNED VALUE**

None.

### **REQUIRED CONFIGURATION**

None.

# **NOTES / WARNINGS**

Deadlocks the current code execution—whether multi-tasked/-processed/-threaded or single-threaded—when the current code execution cannot gracefully recover or report a fault or exception condition.

```
void Fnct (CPU_ERR *p_err)
{
   if (p_err == (CPU_ERR *)0) { /* If 'p_err' NULL, cannot return error ... */
        CPU_SW_EXCEPTION(;); /* ... so trap invalid argument exception. */
   }
   ...
}
```

#### **DEVELOPER-IMPLEMENTED EXAMPLES**

CPU\_SW\_EXCEPTION() may be developer-implemented to output and/or handle any error or exception conditions; but since CPU\_SW\_EXCEPTION() is intended to trap unrecoverable software conditions, it is recommended that developer-implemented versions prevent execution of any code following calls to CPU\_SW\_EXCEPTION() by deadlocking the code.

Listing 4-1 Developer-implemented CPU\_SW\_EXCEPTION() with deadlock

However, if execution of code following calls to CPU\_SW\_EXCEPTION() is required (e.g. for automated testing); it is recommended that the last statement in developer-implemented versions be to return from the current function to prevent possible software exceptions in the current function from triggering CPU and/or hardware exceptions. (Note that err\_rtn\_val in the return statement *must not* be enclosed in parentheses. This allows CPU\_SW\_EXCEPTION() to return from functions that return void, i.e. no return type or value.)

Listing 4-2 Developer-implemented CPU\_SW\_EXCEPTION() with return

# 4-2-3 CPU\_CntLeadZerosXX()

Counts the number of contiguous, most-significant, leading zero bits in a data value.

# **FILES**

cpu\_core.h/cpu\_core.c / Specific CPU/compiler cpu\_a.asm

### **PROTOTYPES**

```
CPU_DATA CPU_CntLeadZeros (CPU_DATA val);

CPU_DATA CPU_CntLeadZeros08 (CPU_INT08U val);

CPU_DATA CPU_CntLeadZeros16 (CPU_INT16U val);

CPU_DATA CPU_CntLeadZeros32 (CPU_INT32U val);

CPU_DATA CPU_CntLeadZeros64 (CPU_INT64U val);
```

### **ARGUMENTS**

val Data value to count leading zero bits.

# **RETURNED VALUE**

Number of contiguous, most-significant, leading zero bits in val.

# **REQUIRED CONFIGURATION**

CPU\_CntLeadZeros() available and implemented in cpu\_core.c if CPU\_CFG\_LEAD\_ZEROS\_ASM\_PRESENT is not #define'd in cpu\_cfg.h (or cpu.h), but should be implemented in cpu\_a.asm (or cpu\_a.s) if CPU\_CFG\_LEAD\_ZEROS\_ASM\_PRESENT is #define'd in cpu\_cfg.h (or cpu.h) [see section 4-1].

Each CPU\_CntLeadZerosXX() is available and implemented in cpu\_core.c based on CPU\_CFG\_DATA\_SIZE\_MAX configuration as #define'd in cpu.h:

Function available: if CPU\_CFG\_DATA\_SIZE\_MAX configuration:

```
CPU_CntLeadZero08() = CPU_WORD_SIZE_08
CPU_CntLeadZero16() = CPU_WORD_SIZE_16
CPU_CntLeadZero32() = CPU_WORD_SIZE_32
CPU_CntLeadZero64() = CPU_WORD_SIZE_64
```

# **NOTES / WARNINGS**

None.

# 4-2-4 CPU\_CntTrailZerosXX()

Counts the number of contiguous, least-significant, trailing zero bits in a data value.

# **FILES**

cpu\_core.h/cpu\_core.c

### **PROTOTYPES**

```
CPU_DATA CPU_CntTrailZeros (CPU_DATA val);

CPU_DATA CPU_CntTrailZeros08 (CPU_INT08U val);

CPU_DATA CPU_CntTrailZeros16 (CPU_INT16U val);

CPU_DATA CPU_CntTrailZeros32 (CPU_INT32U val);

CPU_DATA CPU_CntTrailZeros64 (CPU_INT64U val);
```

### **ARGUMENTS**

val Data value to count trailing zero bits.

# **RETURNED VALUE**

Number of contiguous, least-significant, trailing zero bits in val.

# **REQUIRED CONFIGURATION**

CPU\_CntTrailZeros() available and implemented if in cpu\_core.c CPU\_CFG\_TRAIL\_ZEROS\_ASM\_PRESENT is not #define'd in cpu\_cfg.h (or cpu.h), but should be implemented in cpu\_a.asm (or cpu\_a.s) if CPU\_CFG\_TRAIL\_ZEROS\_ASM\_PRESENT is #define'd in cpu\_cfg.h (or cpu.h) [see section 4-1].

Each CPU\_CntTrailZerosXX() is available and implemented in cpu\_core.c based on CPU\_CFG\_DATA\_SIZE\_MAX configuration as #define'd in cpu.h:

Function available: if CPU\_CFG\_DATA\_SIZE\_MAX configuration:

```
CPU_CntTrailZero08() = CPU_WORD_SIZE_08
CPU_CntTrailZero16() = CPU_WORD_SIZE_16
CPU_CntTrailZero32() = CPU_WORD_SIZE_32
CPU_CntTrailZero64() = CPU_WORD_SIZE_64
```

### **NOTES / WARNINGS**

For non-zero values, the returned number of contiguous, least-significant, trailing zero bits is also equivalent to the bit position of the least-significant set bit.

# Chapter

5

# μC/CPU Host Name

 $\mu$ C/CPU host name feature allows a target host to configure a name for itself. This may be used to uniquely identify the target in a system or network of inter-connected hosts. The CPU host name feature is available only if CPU\_CFG\_NAME\_EN is DEF\_ENABLED in cpu\_cfg.h.

# 5-1 μC/CPU HOST NAME CONFIGURATION

The following  $\mu$ C/CPU host name configurations must be configured in cpu\_cfg.h:

CPU\_CFG\_NAME\_EN Includes code to set and get a configured CPU host

name. This feature may be configured to either

DEF\_DISABLED or DEF\_ENABLED.

CPU\_CFG\_NAME\_SIZE Configures the maximum CPU name size (in

number of ASCII characters, including the

terminating NULL character).

# 5-2 μC/CPU HOST NAME FUNCTIONS

# 5-2-1 CPU\_NameCir()

Clears the CPU host name.

# **FILES**

cpu\_core.h/cpu\_core.c

# **PROTOTYPE**

void CPU\_NameClr (void);

### **ARGUMENTS**

None.

# **RETURNED VALUE**

None.

# **REQUIRED CONFIGURATION**

Available only if CPU\_CFG\_NAME\_EN is DEF\_ENABLED in cpu\_cfg.h (see section 5-1).

# **NOTES / WARNINGS**

CPU\_Init() must be called by application code prior to calling any other core CPU functions:

# 5-2-2 CPU\_NameGet()

Gets the CPU host name.

# **FILES**

cpu\_core.h/cpu\_core.c

### **PROTOTYPE**

```
void CPU_NameGet (CPU_CHAR *p_name,
CPU_ERR *p_err);
```

### **ARGUMENTS**

p\_name Pointer to an ASCII character array that will receive the return CPU host name

ASCII string from this function.

p\_err Pointer to variable that will receive the return error code from this function:

CPU\_ERR\_NONE

CPU\_ERR\_NULL\_PTR

### **RETURNED VALUE**

None.

# **REQUIRED CONFIGURATION**

Available only if CPU\_CFG\_NAME\_EN is DEF\_ENABLED in cpu\_cfg.h (see section 5-1).

### **NOTES / WARNINGS**

The size of the ASCII character array that will receive the return CPU host name ASCII string must be greater than or equal to the current CPU host name's ASCII string size including the terminating NULL character; and should be greater than or equal to CPU\_CFG\_NAME\_SIZE.

```
CPU_CHAR *p_name;
CPU_ERR err;

CPU_NameGet(p_name, &err);  /* Get CPU host name. */

if (err == CPU_ERR_NONE) {
    printf("CPU Host Name = %s", p_name);
} else {
    printf("COULD NOT GET CPU HOST NAME.");
}
```

# 5-2-3 CPU\_NameSet()

Sets the CPU host name.

# **FILES**

cpu\_core.h/cpu\_core.c

### **PROTOTYPE**

# **ARGUMENTS**

**p\_name** Pointer to an ASCII character string with CPU host name to set.

p\_err Pointer to variable that will receive the return error code from this function:

CPU\_ERR\_NONE
CPU\_ERR\_NULL\_PTR
CPU\_ERR\_NAME\_SIZE

### **RETURNED VALUE**

None.

# **REQUIRED CONFIGURATION**

Available only if CPU\_CFG\_NAME\_EN is DEF\_ENABLED in cpu\_cfg.h (see section 5-1).

# **NOTES / WARNINGS**

**p\_name**'s ASCII string size, including the terminating **NULL** character, *must* be less than or equal to **CPU\_CFG\_NAME\_SIZE**.

```
CPU_CHAR *p_name;
CPU_ERR err;

p_name = "CPU Host Target";

CPU_NameSet(p_name, &err); /* Set CPU host name. */

if (err != CPU_ERR_NONE) {
    printf("COULD NOT SET CPU HOST NAME.");
}
```

# Chapter

6

# µC/CPU Timestamps

μC/CPU timestamps emulate a real-time 32- or 64-bit timer using any size hardware (or software) timer. If the hardware (or software) timer used has the same (or greater) number of bits as the 32- or 64-bit CPU timestamps, then calls to CPU\_TS\_Get() functions return the timer value directly with no additional calculation overhead. But if the timer has less bits than the 32- or 64-bit CPU timestamps, CPU\_TS\_Update() must be called periodically by an application-/developer-defined function (see section 6-2-3) to accumulate timer counts into the 32- or 64-bit CPU timestamps. An application can then use CPU timestamps either as raw timer counts or converted to microseconds (see section 6-2-8 and section 6-2-9).

Note that if either the CPU timestamp feature or the interrupts disable time measurement feature is enabled (see section 6-1 and section 7-1), then the application/developer must provide CPU timestamp timer functions (see section 6-2-4 "CPU\_TS\_TmrInit()" on page 45 and section 6-2-5 "CPU\_TS\_TmrRd()" on page 47). In addition, the CPU timestamp timer word size must be appropriately configured via CPU\_CFG\_TS\_TMR\_SIZE in cpu\_cfg.h:

8-bit word size

32-bit word size

0. 0	o sie word oille
CPU_WORD_SIZE_16	16-bit word size

CPU WORD STZF 08

CPU\_WORD\_SIZE\_32

CPU\_WORD\_SIZE\_64 64-bit word size

This configures the size of the CPU\_TS\_TMR data type (see section 6-2-5). Since the CPU timestamp timer must not have less bits than the CPU\_TS\_TMR data type; CPU\_CFG\_TS\_TMR\_SIZE must be configured so that all bits in CPU\_TS\_TMR data type are significant. In other words, if the size of the CPU timestamp timer is not a binary-multiple of 8-bit octets (e.g. 20-bits or even 24-bits), then the next lower, binary-multiple octet word size should be configured (e.g. to 16-bits). However, the minimum supported word size for CPU timestamp timers is 8-bits.

## 6-1 µC/CPU TIMESTAMPS CONFIGURATION

The following μC/CPU timestamps configurations must be configured in cpu\_cfg.h:

CPU\_CFG\_TS\_32\_EN Includes 32-bit CPU timestamp functionality (see section 6-2-1).

This feature may be configured to either DEF\_DISABLED or

DEF\_ENABLED.

CPU\_CFG\_TS\_64\_EN Includes 64-bit CPU timestamp functionality (see section 6-2-2).

This feature may be configured to either DEF\_DISABLED or

DEF\_ENABLED.

CPU\_CFG\_TS\_TMR\_SIZE Configures the CPU timestamp's hardware or software timer

word size (see Chapter 6, on page 38).

## 6-2 µC/CPU TIMESTAMPS FUNCTIONS

## 6-2-1 CPU\_TS\_Get32()

Gets current 32-bit CPU timestamp.

#### **FILES**

cpu\_core.h/cpu\_core.c

#### **PROTOTYPE**

CPU\_TS32 CPU\_TS\_Get32 (void);

#### **ARGUMENTS**

None.

#### **RETURNED VALUE**

None.

#### **REQUIRED CONFIGURATION**

Available only if CPU\_CFG\_TS\_32\_EN is DEF\_ENABLED in cpu\_cfg.h (see section 6-1).

#### **NOTES / WARNINGS**

The amount of time measured by CPU timestamps is calculated by either of the following equations:

Time measured = Number timer counts \* Timer period

Number timer counts	Number of timer counts measured
Timer period	Timer's period in some units of (fractional) seconds
Time measured	Amount of time measured, in same units of (fractional) seconds as the Timer period

## Time measured = Number timer counts / Timer frequency

Number timer counts	Number of timer counts measured
Timer frequency	Timer's frequency in some units of counts per second
Time measured	Amount of time measured, in seconds

```
CPU_TS32 ts32;
ts32 = CPU_TS_Get32(); /* Get current 32-bit CPU timestamp. */
```

## 6-2-2 CPU\_TS\_Get64()

Gets current 64-bit CPU timestamp.

#### **FILES**

cpu\_core.h/cpu\_core.c

#### **PROTOTYPE**

CPU\_TS32 CPU\_TS\_Get64 (void);

#### **ARGUMENTS**

None.

#### **RETURNED VALUE**

None.

#### **REQUIRED CONFIGURATION**

Available only if CPU\_CFG\_TS\_64\_EN is DEF\_ENABLED in cpu\_cfg.h (see section 6-1).

#### **NOTES / WARNINGS**

The amount of time measured by CPU timestamps is calculated by either of the following equations:

Time measured = Number timer counts \* Timer period

Number timer counts	Number of timer counts measured
Timer period	Timer's period in some units of (fractional) seconds
Time measured	Amount of time measured, in same units of (fractional) seconds as the Timer period

## Time measured = Number timer counts / Timer frequency

Number timer counts	Number of timer counts measured
Timer frequency	Timer's frequency in some units of counts per second
Time measured	Amount of time measured, in seconds

```
CPU_TS64 ts64;
ts64 = CPU_TS_Get64(); /* Get current 64-bit CPU timestamp. */
```

## 6-2-3 CPU\_TS\_Update()

Updates current 32- and 64-bit CPU timestamps.

#### **FILES**

cpu\_core.h/cpu\_core.c

#### **PROTOTYPE**

```
void CPU_TS_Update (void);
```

#### **ARGUMENTS**

None.

#### **RETURNED VALUE**

None.

#### **REQUIRED CONFIGURATION**

Available only if either CPU\_CFG\_TS\_32\_EN or CPU\_CFG\_TS\_64\_EN is DEF\_ENABLED in cpu\_cfg.h (see section 6-1).

#### **NOTES / WARNINGS**

CPU timestamps *must* be updated periodically by some application (or BSP) time handler in order to adequately maintain the CPU timestamps' time and *must* be updated more frequently than the CPU timestamp timer overflows; otherwise, CPU timestamps will lose time.

```
void AppPeriodicTimeHandler (void)
{
    :
      CPU_TS_Update(); /* Update current CPU timestamps. */
     :
}
```

## 6-2-4 CPU\_TS\_TmrInit()

Application-defined function to initialize and start the CPU timestamp's (hardware or software) timer.

#### **FILES**

cpu\_core.h / Application's cpu\_bsp.c

#### **PROTOTYPE**

void CPU\_TS\_TmrInit (void);

#### **ARGUMENTS**

None.

#### **RETURNED VALUE**

None.

#### **REQUIRED CONFIGURATION**

CPU\_TS\_TmrInit() is an application/BSP function that *must* be defined by the developer if either of the following CPU features is enabled in cpu\_cfg.h:

- CPU timestamps when either CPU\_CFG\_TS\_32\_EN or CPU\_CFG\_TS\_64\_EN is DEF\_ENABLED (see section 6-1)
- CPU interrupts disabled time measurements when CPU\_CFG\_INT\_DIS\_MEAS\_EN is #define'd (see section 7-1)

#### **NOTES / WARNINGS**

CPU timestamp timer count values must be returned via word-size-configurable CPU\_TS\_TMR data type. If timer has more bits, truncate timer values' higher-order bits greater than the configured CPU\_TS\_TMR timestamp timer data type word size. However, since the timer must not have less bits than the configured CPU\_TS\_TMR timestamp timer data type word size; CPU\_CFG\_TS\_TMR\_SIZE must be configured so that all bits in CPU\_TS\_TMR data

type are significant. In other words, if timer size is not a binary-multiple of 8-bit octets (e.g., 20-bits or even 24-bits), then the next lower, binary-multiple octet word size should be configured (e.g. to 16-bits). However, the minimum supported word size for CPU timestamp timers is 8-bits.

CPU timestamp timer should be an 'up' counter whose values increase with each time count. If timer is a 'down' counter whose values decrease with each time count, then the returned timer value must be ones-complemented.

When applicable, CPU timestamp timer period should be less than the typical measured time but must be less than the maximum measured time; otherwise, timer resolution inadequate to measure desired times.

#### **EXAMPLE TEMPLATE**

```
void CPU_TS_TmrInit (void)
{
    /* Insert code to initialize/start CPU timestamp timer. */;
}
```

## 6-2-5 CPU\_TS\_TmrRd()

Application-defined function to get current CPU timestamp timer count.

#### **FILES**

cpu\_core.h / Application's cpu\_bsp.c

#### **PROTOTYPE**

```
CPU_TS_TMR CPU_TS_TmrRd (void);
```

#### **ARGUMENTS**

None.

#### **RETURNED VALUE**

CPU timestamp timer count value.

#### REQUIRED CONFIGURATION

CPU\_TS\_TmrRd() is an application/BSP function that *must* be defined by the developer if either of the following CPU features is enabled in cpu\_cfg.h:

- CPU timestamps when either CPU\_CFG\_TS\_32\_EN or CPU\_CFG\_TS\_64\_EN is DEF\_ENABLED (see section 6-1)
- CPU interrupts disabled time measurements when CPU\_CFG\_INT\_DIS\_MEAS\_EN is #define'd (see section 7-1)

#### **NOTES / WARNINGS**

CPU timestamp timer count values must be returned via word-size-configurable CPU\_TS\_TMR data type. If timer has more bits, truncate timer values' higher-order bits greater than the configured CPU\_TS\_TMR timestamp timer data type word size. However, since the timer must not have less bits than the configured CPU\_TS\_TMR timestamp timer data type word size; CPU\_CFG\_TS\_TMR\_SIZE must be configured so that all bits in CPU\_TS\_TMR data type are significant. In other words, if timer size is not a binary-multiple of 8-bit octets (e.g.

20-bits or even 24-bits), then the next lower, binary-multiple octet word size should be configured (e.g. to 16-bits). However, the minimum supported word size for CPU timestamp timers is 8-bits.

CPU timestamp timer should be an 'up' counter whose values increase with each time count. If timer is a 'down' counter whose values decrease with each time count, then the returned timer value must be ones-complemented.

When applicable, CPU timestamp timer period should be less than the typical measured time but must be less than the maximum measured time; otherwise, timer resolution inadequate to measure desired times.

#### **EXAMPLE TEMPLATE**

```
CPU_TS_TMR CPU_TS_TmrRd (void)
{
    CPU_TS_TMR ts_tmr_cnts;
    ...
    ts_tmr_cnts = /* Insert code to get/return CPU timestamp timer counts. */;
    ...
    return (ts_tmr_cnts);
}
```

#### **16-BIT UP TIMER EXAMPLE**

#### **16-BIT DOWN TIMER EXAMPLE**

#### **32-BIT UP TIMER EXAMPLE**

#### **48-BIT DOWN TIMER EXAMPLE**

## 6-2-6 CPU\_TS\_TmrFreqGet()

Gets CPU timestamp's timer frequency, in Hertz.

#### **FILES**

cpu\_core.h/cpu\_core.c

#### **PROTOTYPE**

```
CPU_TS_TMR_FREQ CPU_TS_TmrFreqGet (CPU_ERR *p_err);
```

#### **ARGUMENTS**

**p\_err** Pointer to variable that will receive the return error code from this function:

CPU\_ERR\_NONE
CPU\_ERR\_NULL\_PTR

#### **RETURNED VALUE**

CPU timestamp's timer frequency (in Hertz), if no errors;

0, otherwise.

#### **REQUIRED CONFIGURATION**

Available only if either of the following CPU features is enabled in cpu\_cfg.h:

- CPU timestamps when either CPU\_CFG\_TS\_32\_EN or CPU\_CFG\_TS\_64\_EN is DEF\_ENABLED (see section 6-1)
- CPU interrupts disabled time measurements when CPU\_CFG\_INT\_DIS\_MEAS\_EN is #define'd (see section 7-1)

#### **NOTES / WARNINGS**

None.

```
CPU_TS_TMR_FREQ freq_hz;
CPU_ERR err;

freq_hz = CPU_TS_TmrFreqGet(&err); /* Get CPU timestamp timer frequency. */

if (err == CPU_ERR_NONE) {
    printf("CPU Timestamp Timer Frequency = %d", freq_hz);
} else {
    printf("CPU TIMESTAMP TIMER FREQUENCY NOT AVAILABLE.");
}
```

## 6-2-7 CPU\_TS\_TmrFreqSet()

Sets CPU timestamp's timer frequency, in Hertz.

#### **FILES**

cpu\_core.h/cpu\_core.c

#### **PROTOTYPE**

```
void CPU_TS_TmrFreqSet (CPU_TS_TMR_FREQ freq_hz);
```

#### **ARGUMENTS**

**freq\_hz** Frequency (in Hertz) to set for CPU timestamp's timer.

#### **RETURNED VALUE**

None.

#### **REQUIRED CONFIGURATION**

Available only if either of the following CPU features is enabled in cpu\_cfg.h:

- CPU timestamps when either CPU\_CFG\_TS\_32\_EN or CPU\_CFG\_TS\_64\_EN is DEF\_ENABLED (see section 6-1)
- CPU interrupts disabled time measurements when CPU\_CFG\_INT\_DIS\_MEAS\_EN is #define'd (see section 7-1)

#### **NOTES / WARNINGS**

CPU timestamp timer frequency is not required for internal CPU timestamp operations and may optionally be configured by application/BSP initialization functions for use with optional CPU\_TS\_to\_uSec() functions to convert CPU timestamps from timer counts into microseconds (see section 6-2-8 "CPU\_TS32\_to\_uSec()" on page 54 and section 6-2-9 "CPU\_TS64\_to\_uSec()" on page 56).

### **EXAMPLE USAGE**

 $\label{eq:cpu_TS_TmrFreqSet(2500000u); } \ / ^* \ \text{Set CPU timestamp timer frequency to 2.5 MHz. } ^* / \\$ 

## 6-2-8 CPU\_TS32\_to\_uSec()

Application-defined function to convert a 32-bit CPU timestamp from timer counts to microseconds.

#### **FILES**

cpu\_core.h / Application's cpu\_bsp.c

#### **PROTOTYPE**

CPU\_INT64U CPU\_TS32\_to\_uSec (CPU\_TS32 ts\_cnts);

#### **ARGUMENTS**

ts\_cnts 32-bit CPU timestamp (in CPU timestamp timer counts).

#### **RETURNED VALUE**

Converted 32-bit CPU timestamp (in microseconds).

#### **REQUIRED CONFIGURATION**

CPU\_TS32\_to\_uSec() is an application/BSP function that may be optionally defined by the developer if CPU\_CFG\_TS\_32\_EN is DEF\_ENABLED in cpu\_cfg.h (see section 6-1).

#### **NOTES / WARNINGS**

The amount of time measured by CPU timestamps is calculated by either of the following equations:

Time measured = Number timer counts \* Timer period \* 10^6 microseconds

Time measured = (Number timer counts / Timer frequency) \* 10^6 microseconds

Number timer counts	Number of timer counts measured
Timer period	Timer's period in some units of (fractional) seconds
Timer frequency	Timer's frequency in some units of counts per second
Time measured	Amount of time measured, in microseconds

Developer-defined CPU\_TS32\_to\_uSec() implementations may convert any number of CPU\_TS32 bits, up to 32, into microseconds.

#### **EXAMPLE TEMPLATE**

## 6-2-9 CPU\_TS64\_to\_uSec()

Application-defined function to convert a 64-bit CPU timestamp from timer counts to microseconds.

#### **FILES**

cpu\_core.h / Application's cpu\_bsp.c

#### **PROTOTYPE**

CPU\_INT64U CPU\_TS64\_to\_uSec (CPU\_TS64 ts\_cnts);

#### **ARGUMENTS**

ts\_cnts 64-bit CPU timestamp (in CPU timestamp timer counts).

#### **RETURNED VALUE**

Converted 64-bit CPU timestamp (in microseconds).

#### **REQUIRED CONFIGURATION**

CPU\_TS64\_to\_uSec() is an application/BSP function that may be optionally defined by the developer if CPU\_CFG\_TS\_64\_EN is DEF\_ENABLED in cpu\_cfg.h (see section 6-1).

#### **NOTES / WARNINGS**

The amount of time measured by CPU timestamps is calculated by either of the following equations:

Time measured = Number timer counts \* Timer period \* 10^6 microseconds

Time measured = (Number timer counts / Timer frequency) \* 10^6 microseconds

Number timer counts	Number of timer counts measured
Timer period	Timer's period in some units of (fractional) seconds
Timer frequency	Timer's frequency in some units of counts per second
Time measured	Amount of time measured, in microseconds

Developer-defined  $CPU_TS64\_to_uSec()$  implementations may convert any number of  $CPU_TS64$  bits, up to 64, into microseconds.

#### **EXAMPLE TEMPLATE**

# Chapter

7

# μC/CPU Interrupts Disabled Time Measurement

 $\mu$ C/CPU can measure the maximum amount of time interrupts are disabled during calls to CPU\_CRITICAL\_ENTER()/CPU\_CRITICAL\_EXIT() is measured and saved. There are two maximum interrupts disable time measurements, one resetable and the other non-resetable, both measured in units of CPU timestamp timer counts.

The interrupts disabled time measurement feature is available only if CPU\_CFG\_INT\_DIS\_MEAS\_EN is DEF\_ENABLED in cpu\_cfg.h. Note that this feature requires that the application/developer provide CPU timestamp timer functions (see section 6-2-4 "CPU\_TS\_TmrInit()" on page 45 and section 6-2-5 "CPU\_TS\_TmrRd()" on page 47).

# 7-1 $\mu$ C/CPU INTERRUPTS DISABLED TIME MEASUREMENT CONFIGURATION

The following  $\mu$ C/CPU interrupts disabled time measurement configurations must be configured in cpu\_cfg.h:

CPU\_CFG\_INT\_DIS\_MEAS\_EN Includes code to measure and return maximum

interrupts disabled time. This feature is enabled if

the macro is #define'd in cpu\_cfg.h.

CPU\_CFG\_INT\_DIS\_MEAS\_OVRHD\_NBR Configures the number of times to measure and

calculate the interrupts disabled time measurement

overhead.

# 7-2 $\mu$ C/CPU INTERRUPTS DISABLED TIME MEASUREMENT FUNCTIONS

## 7-2-1 CPU\_IntDisMeasMaxGet()

Gets (non-resetable) maximum interrupts disabled time.

#### **FILES**

cpu\_core.h/cpu\_core.c

#### **PROTOTYPE**

#### **ARGUMENTS**

None.

#### **RETURNED VALUE**

(Non-resetable) maximum interrupts disabled time (in CPU timestamp timer counts).

#### **REQUIRED CONFIGURATION**

Available only if CPU\_CFG\_INT\_DIS\_MEAS\_EN is #define'd in cpu\_cfg.h (see section 7-1).

#### **NOTES / WARNINGS**

None.

```
CPU_TS_TMR time_max_cnts;
time_max_cnts = CPU_IntDisMeasMaxGet(); /* Get maximum interrupts disabled time. */
```

## 7-2-2 CPU\_IntDisMeasMaxCurGet()

Gets current/resetable maximum interrupts disabled time.

#### **FILES**

cpu\_core.h/cpu\_core.c

#### **PROTOTYPE**

#### **ARGUMENTS**

None.

#### **RETURNED VALUE**

Current maximum interrupts disabled time (in CPU timestamp timer counts).

#### **REQUIRED CONFIGURATION**

Available only if CPU\_CFG\_INT\_DIS\_MEAS\_EN is #define'd in cpu\_cfg.h (see section 7-1).

#### **NOTES / WARNINGS**

None.

```
CPU_TS_TMR time_max_cnts;
time_max_cnts = CPU_IntDisMeasMaxCurGet(); /* Get current maximum interrupts disabled time. */
```

## 7-2-3 CPU\_IntDisMeasMaxCurReset()

Resets current maximum interrupts disabled time.

#### **FILES**

cpu\_core.h/cpu\_core.c

#### **PROTOTYPE**

```
CPU_TS_TMR CPU_IntDisMeasMaxCurReset (void);
```

#### **ARGUMENTS**

None.

#### **RETURNED VALUE**

Maximum interrupts disabled time (in CPU timestamp timer counts) before resetting.

#### REQUIRED CONFIGURATION

Available only if CPU\_CFG\_INT\_DIS\_MEAS\_EN is #define'd in cpu\_cfg.h (see section 7-1).

#### **NOTES / WARNINGS**

None.

```
CPU_TS_TMR time_max_cnts;
time_max_cnts = CPU_IntDisMeasMaxCurReset(); /* Reset current maximum interrupts disabled time.
*/
```

# **Appendix**



# μC/CPU Licensing Policy

You need to obtain an "Object Code Distribution License" to embed  $\mu$ C/CPU in a product that is sold with the intent to make a profit. Each individual product (*i.e.*, your product) requires its own license, but the license allows you to distribute an unlimited number of units for the life of your product. Please indicate the processor type(s) (*i.e.*, ARM7, ARM9, MCF5272, MicroBlaze, Nios II, PPC, *etc.*) that you intend to use.

For licensing details, contact us at:

Micrium 1290 Weston Road, Suite 306 Weston, FL 33326 USA

Phone: +1 954 217 2036

Fax: +1 954 217 2037

E-mail: Licensing@Micrium.com

Web: www.Micrium.com