





Ashima Garg

Course: GATE
Computer Science Engineering(CS)



HOME



MY TEST



BOOKMARKS



MY PROFILE

REPORTS



BUY PACKAGE



ASK AN EXPERT



OFFER



EXCLUSIVE OFFER FOR OTS STUDENTS ONLY ON BOOK PACKAGES

SINGLE SUBJECT : COMPUTER ORGANIZATION AND ARCHITECTURE (GATE - 2019) - REPORTS

SKIPPED(11)

OVERALL ANALYSIS COMPARISON REPORT SOLUTION REPORT

INCORRECT(8)

Q. 1

ALL(33)

Which of the following statements are true?

CORRECT(14)

Solution Video | Have any Doubt ?

Α

Input output processor mode uses common bus for I/O and memory but different control signal.

В

Memory mapped I/O mode uses separate bus for I/O and memory.

С

Isolated I/O mode uses common bus with common control signal for both I/O and memory unit.

Your answer is Wrong

D

None of the above

Correct Option

Solution:

(d)

- Input output processor mode uses separate bus for memory and I/O unit.
- Memory mapped I/O mode uses common bus with common control signal for both I/O imemory unit.
- Isolated I/O mode uses common bus but different control signal for both I/O and mem unit.

QUESTION ANALYTICS

Q. 2

Consider the following instruction sequence with there meaning given below:

Instruction Meaning of Instruction

$$\begin{split} I_0: & \text{MUL } R_2, \ R_5, \ R_1 \\ & I_1: \text{DIV } R_5, \ R_3, \ R_4 \\ & I_2: \text{ADD } R_2, \ R_5, \ R_2 \\ & I_3: \text{SUB } R_5, \ R_2, \ R_6 \end{split} \qquad \begin{aligned} R_2 &\leftarrow R_5 \times R_1 \\ R_5 &\leftarrow R_3/R_4 \\ R_2 &\leftarrow R_5 + R_2 \\ R_5 &\leftarrow R_2 - R_6 \end{aligned}$$

What is the number of Write After Read (WAR) and Write After Write (WAW) hazards for the above instruction sequence?

Solution Video | Have any Doubt ?

3, 2

Correct Option

Solution:

(a)

 $\begin{array}{lll} {\rm WAW} &=& I_0(R_2) \, \to \, I_2(R_2), \, I_1(R_5) \, \to \, I_3(R_5) \\ {\rm WAR} &=& I_0(R_5) \, \to \, I_1(R_5), \, I_0(R_5) \, \to \, I_3(R_5), \, I_2(R_5) \, \to \, I_3(R_5) \end{array}$







Ashima Garg

Course: GATE Computer Science Engineering(CS)

HOME

MY TEST

BOOKMARKS

MY PROFILE

REPORTS

BUY PACKAGE

ASK AN EXPERT

OFFER

EXCLUSIVE OFFER FOR OTS STUDENTS ONLY ON BOOK **PACKAGES**

3, 1

D

1, 2

QUESTION ANALYTICS

Q. 3

A non-pipeline processor has a clock rate 4 MHz and an average CPI of 5. An upgrade to the processor introduce 5 stage pipeline. How ever due to internal delay the clock rate of the new processor has to be reduces to 3 MHz. What is the speed-up of pipeline over non-pipeline?

Solution Video Have any Doubt?

Α 3.1

В 3.7

Your answer is **Correct**

Solution:

(b)

$$\begin{split} ET_{\text{non-pipe}} &= \text{Average CPI} \times \text{Cycle time (non-pipe)} \\ &= 5 \times 0.25 \; \mu\text{sec} \\ &= 1.25 \; \mu\text{sec} \\ ET_{\text{pipe}} &= \text{Average CPI}_{\text{pipe}} \times \text{Cycle time (pipe)} \\ &= 1 \times 0.33 \; \mu\text{sec} \\ &= 0.33 \; \mu\text{sec} \end{split}$$
 Speed-up
$$= \frac{ET_{\text{non-pipe}}}{ET_{\text{pipe}}}$$

$$= \frac{1.25}{0.33} = 3.78 \approx 3.7$$

 \mathbb{C}

3.5

D 4.1

QUESTION ANALYTICS

Match List-I with List-II and select the correct answer using the codes given below the lists:

List-I

A. To access constant value

B. Static variable

C. Pointer

D. Structure

Codes:

A B C D

(a) 1 2 3 4

(b) 2 3

(c) 4 2 1 3 (d) 2 3 1

List-II

Indirect addressing mode

2. Direct addressing mode

Based index addressing mode

Immediate addressing mode

Solution Video Have any Doubt?







Ashima Garg

Course: GATE Computer Science Engineering(CS)



HOME



MY TEST



BOOKMARKS



MY PROFILE

REPORTS



BUY PACKAGE



ASK AN EXPERT



OFFER



EXCLUSIVE OFFER FOR OTS STUDENTS ONLY ON BOOK **PACKAGES**

В

b

С

С

Your answer is **Correct**

Solution:

- To access constant value Immediate addressing mode is used.
- Static variable are using Direct addressing mode.
- Pointer are implemented using Indirect addressing mode.
- Array are implemented using Based index addressing mode.

D

d

QUESTION ANALYTICS

Q. 5

A 4-way set-associative cache memory unit with a capacity of 32 KB is built using a block size of 16 words. The word length is 32 bits. The size of the physical address space is 4 GB. What is the number of bits tag, set and word offset field are respectively?

Solution Video Have any Doubt?

19, 8, 5

Α


20, 7, 5

19, 7, 6

Your answer is **Correct**

Solution:

(c)



WORD offset = Number of word in a block × word size

 $16 \times 4 = 64$

WORD offset = log 64 = 6 bits

Number of blocks = $\frac{32 \text{ K}}{64}$ = 512 Blocks

Number of sets = $\frac{312}{4}$ 512

SET offset = 7 bits

Number of TAG bits = 32 - (7 + 6)= 19 bits

D

18, 8, 6

QUESTION ANALYTICS

Q. 6

Consider the following table:







Ashima Garg

Course: GATE Computer Science Engineering(CS)



HOME



MY TEST





REPORTS



BUY PACKAGE



ASK AN EXPERT



OFFER



EXCLUSIVE OFFER FOR OTS STUDENTS ONLY ON BOOK **PACKAGES**

IX. IHCIERSE DIOCK SIZE

(III) Decrease capacity musses

Match the Design change in cache to Effect on miss rate:

Solution Video Have any Doubt?

P-(i), Q-(ii), R-(iii)

В

P-(ii), Q-(i), R-(iii)

P-(i), Q-(iii), R-(ii)

P-(iii), Q-(i), R-(ii)

Your answer is Correct

Solution:

(d)

- 1. Increasing cache size will decrease capacity miss.
- 2. Increasing associativity decreases conflict misses.
- 3. Increasing block size will decreases compulsory misses.

QUESTION ANALYTICS

Q. 7

Suppose 2-way set associative cache with 2^m lines 2^p bytes per cache lines. Memory is byte addressable of 2^n bytes. What is the space required for storing tags (in bits)?

Solution Video Have any Doubt?

 $2^{n-(m+p)}$

 $2^m \times (n - (m + p))$

 $2^m \times (n - ((m-1) + p))$

Your answer is **Correct**

Solution:

(c)

Number of sets = $\frac{\text{Number of lines}}{\text{Set associativity}}$

$$= \frac{2^m}{2} = 2^{m-1}$$

Set offset = $log_2(2^{m-1}) = (m-1)$ bits

Word offset = $log_2(2^p) = p$ bits

Address field size = $log_2(2^n) = n$ bits

Tag bits per line = n - ((m-1) + p)

Tag size = Number of cache lines × Number of tag bits per line $= 2^m \times (n - ((m-1) + p))$

 $2^p \times (n - (m+p))$

QUESTION ANALYTICS







Ashima Garg

Course: GATE
Computer Science Engineering(CS)



HOME



MY TEST



BOOKMARKS



MY PROFILE

REPORTS



BUY PACKAGE



ASK AN EXPERT



OFFER



EXCLUSIVE OFFER FOR OTS STUDENTS ONLY ON BOOK PACKAGES

Solution : (b)		Solution Video Have any Doubt ?
B 2055 C 2050 C 2045 Correct Opt Solution: (d) Jump instruction is at address 2056 and is 4 bytes. Therefore PC will point to 2060 on execution of thinstruction. Branch target address = PC + (-15)	A	
2055 C 2050 D 2045 Correct Opt Solution: (d) Jump instruction is at address 2056 and is 4 bytes. Therefore PC will point to 2060 on execution of the instruction. Branch target address = PC + (-15)	2060	
C 2050 D 2045 Correct Opt Solution: (d) Jump instruction is at address 2056 and is 4 bytes. Therefore PC will point to 2060 on execution of thinstruction. Branch target address = PC + (-15) = 2060 - 15 = 2045 QUESTION ANALYTICS 9 Inside an Interrupt Service Routine, the values of the PC and CPU registers are pushed in the Stack. B An Interrupt Vector is the starting address of an Interrupt Service Routine. Your answer is Corr Solution: (b)	В	
2045 Correct Opt Solution: (d) Jump instruction is at address 2056 and is 4 bytes. Therefore PC will point to 2060 on execution of th instruction. Branch target address = PC + (-15)	2055	
Correct Opt Solution: (d) Jump instruction is at address 2056 and is 4 bytes. Therefore PC will point to 2060 on execution of the instruction. Branch target address = PC + (-15) = 2060 - 15 = 2045 QUESTION ANALYTICS 9 Incide of the following is true? A Inside an Interrupt Service Routine, the values of the PC and CPU registers are pushed in the Stack. B An Interrupt Vector is the starting address of an Interrupt Service Routine. Your answer is Correct Opt Solution: (b)	С	
Solution: (d) Jump instruction is at address 2056 and is 4 bytes. Therefore PC will point to 2060 on execution of this instruction. Branch target address = PC + (-15) = 2060 - 15 = 2045 QUESTION ANALYTICS QUESTION ANALYTICS Solution Video Have any Doubt? A Inside an Interrupt Service Routine, the values of the PC and CPU registers are pushed in the Stack. B An Interrupt Vector is the starting address of an Interrupt Service Routine. Your answer is Correct Opt Solution: (b)	2050	
Solution: (d) Jump instruction is at address 2056 and is 4 bytes. Therefore PC will point to 2060 on execution of thinstruction. Branch target address = PC + (-15)	D	
Solution: (d) Jump instruction is at address 2056 and is 4 bytes. Therefore PC will point to 2060 on execution of th instruction. Branch target address = PC + (-15)	2045	Correct Optic
(d) Jump instruction is at address 2056 and is 4 bytes. Therefore PC will point to 2060 on execution of the nstruction. Branch target address = PC + (-15)		
Instruction. Branch target address = PC + (-15) = 2060 - 15 = 2045 QUESTION ANALYTICS 9 Inich of the following is true? A Inside an Interrupt Service Routine, the values of the PC and CPU registers are pushed in the Stack. B An Interrupt Vector is the starting address of an Interrupt Service Routine. Your answer is Correspondent to the Stack of the PC and CPU registers are pushed in the Stack.		
Branch target address = PC + (-15) = 2060 - 15 = 2045 QUESTION ANALYTICS		refore PC will point to 2060 on execution of this
QUESTION ANALYTICS gich of the following is true? Solution Video Have any Doubt? A Inside an Interrupt Service Routine, the values of the PC and CPU registers are pushed in the Stack. B An Interrupt Vector is the starting address of an Interrupt Service Routine. Your answer is Correspondent.		
plich of the following is true? Solution Video Have any Doubt? A Inside an Interrupt Service Routine, the values of the PC and CPU registers are pushed in the Stack. B An Interrupt Vector is the starting address of an Interrupt Service Routine. Your answer is Correspondent.	= 2060 - 15 = 2045	
A Inside an Interrupt Service Routine, the values of the PC and CPU registers are pushed in the Stack. B An Interrupt Vector is the starting address of an Interrupt Service Routine. Your answer is Corr Solution: (b)	QUESTION ANALYTICS	
A Inside an Interrupt Service Routine, the values of the PC and CPU registers are pushed in the Stack. B An Interrupt Vector is the starting address of an Interrupt Service Routine. Your answer is Corr Solution: (b)	4	
A Inside an Interrupt Service Routine, the values of the PC and CPU registers are pushed in the Stack. B An Interrupt Vector is the starting address of an Interrupt Service Routine. Your answer is Corr Solution: (b)		
Inside an Interrupt Service Routine, the values of the PC and CPU registers are pushed in the Stack. B An Interrupt Vector is the starting address of an Interrupt Service Routine. Your answer is Corr Solution: (b)	9	
An Interrupt Vector is the starting address of an Interrupt Service Routine. Your answer is Corr Solution: (b)	9	Solution Video
An Interrupt Vector is the starting address of an Interrupt Service Routine. Your answer is Corr Solution: (b)	9 nich of the following is true?	
Your answer is Corr Solution : (b)	9 nich of the following is true?	
(b)	g nich of the following is true? A Inside an Interrupt Service Routine, the values of the P	
(b)	9 nich of the following is true? A Inside an Interrupt Service Routine, the values of the P	C and CPU registers are pushed in the Stack. upt Service Routine.
 The ISR does not push the value of PC and CPU register into stack but processor does this before th 	poich of the following is true? A Inside an Interrupt Service Routine, the values of the P B An Interrupt Vector is the starting address of an Interru	C and CPU registers are pushed in the Stack. upt Service Routine.
• The ISR does not push the value of PC and CPO register into stack but processor does this before the ISR is executed. So False. • An Interrupt Vector is the starting address of an Interrupt Service Routine is true.	pich of the following is true? A Inside an Interrupt Service Routine, the values of the P B An Interrupt Vector is the starting address of an Interru	C and CPU registers are pushed in the Stack. upt Service Routine. Your answer is Corre

C

When servicing a Reset instruction, the values of the PC and CPU Registers are pushed in the Stack by processor.

D

Both (b) and (c)

QUESTION ANALYTICS

Q. 10

Assume that for a certain processor, a read request takes 100 nanoseconds on a cache miss and 20 nanoseconds on a cache hit. Suppose while running a program, it was observed that 30% of the processor's read requests result in a cache miss. What is the average read access time?



A

55 nsec







Ashima Garg

Course: GATE
Computer Science Engineering(CS)



HOME



MY TEST



BOOKMARKS



MY PROFILE

REPORTS



BUY PACKAGE



ASK AN EXPERT



OFFER



EXCLUSIVE OFFER FOR OTS STUDENTS ONLY ON BOOK PACKAGES Solution:

(b)

$$\begin{split} T_{\rm readmiss} &= 100 \text{ nsec} \\ T_{\rm readhit} &= 20 \text{ nsec} \\ (1-h) &= 0.30 \\ T_{\rm avgread} &= h \times T_{\rm readhit} + (1-h) \times T_{\rm readmiss} \\ &= 0.70 \times 20 + 0.30 \times 100 \end{split}$$

= 14 + 30 = 44 nsec

С

40 nsec

D

38 nsec

QUESTION ANALYTICS

Q. 11

A microprocessor provides an instruction capable of moving a strings of bytes form one place to another place in memory. The fetching and initial decoding of instruction takes 8 clock cycles. After that, it takes 10 clock cycle to transfer each byte. If the clock rate of microprocessor is 10 GHz, then the time to transfer string of 80 bytes is ______. (in nsec) (Assume after each byte transfer interrupt is occurred)

Solution Video Have any Doubt?

144

Correct Option

Solution:

(144)

Time to fetch and decode = 8 clock cycles

Since after every byte transfer interrupt is occur. So, number of clock cycles to transfer

1 byte = 18 cycle

So, for 80 such bytes = $80 \times (10 + 8)$

= 1440 cycles

Time taken = 1440×0.1 nsec = 144 nsec

Your Answer is 80800

QUESTION ANALYTICS

0. 12

Consider 3 enhancements EA, EB, and EC with speedup 30, 20, 15 respectively are applied to old system to make a new system. If enhancements EA and EB are usable for 25% of the time, then the fraction (in %) of the time must EC be used to achieve an overall speed-up of 10 is ______. (in integer form)

Solution Video | Have any Doubt ?

Correct Option

Solution:

45

45

By using Amdahl's Law:

$$10 = \left[1 - (0.25 + 0.25 + EC) + \left(\frac{0.25}{30}\right) + \left(\frac{0.25}{20}\right) + \left(\frac{EC}{15}\right)\right]^{-1}$$







Ashima Garg

Course: GATE
Computer Science Engineering(CS)



HOME



MY TEST



BOOKMARKS



MY PROFILE

REPORTS



BUY PACKAGE



ASK AN EXPERT



OFFER



EXCLUSIVE OFFER FOR OTS STUDENTS ONLY ON BOOK PACKAGES EC = 0.45089 In % EC = 0.45089 × 100 = 45%

QUESTION ANALYTICS

Q. 13

Consider a system with instruction set that uses a fixed 16 bits instruction length and length of address is 6 bits. There are 10 two address instructions and 8192 zero address instructions. The maximum number of one address instructions that can be supported are ______.

Solution Video Have any Doubt?

Correct Option

Solution:

256

256



Total number of opcode = $2^4 = 16$

Remaining opcodes for one address instruction = (16 - 10) = 6

Possible 1 address instruction = $2^6 \times 6$

Consider there are 'n' one address instruction.

Remaining opcodes for zero address instruction

$$= 2^6 \times 6 - n$$

Possible zero address instruction

$$(2^6 \times 6 - n) \times 2^6 = 8192$$

By solving we get n = 256

QUESTION ANALYTICS

Q. 14

Consider 5-stage pipeline with stage delays as 150, 120, 160, 180 and 140 ns respectively. Registers that are used between every two stages have a delay of 5 ns each. If clocking frequency is 1 MHz, then the total time taken to process 1000 data items on this pipeline will be _____ (in µsec up to 2 decimal places).

Solution Video | Have any Doubt ? |

185.74 [185.50 - 185.90]

Your answer is Correct185.74

Solution:

185.74 [185.50 - 185.90]

Pipeline Time = max(150, 120, 160, 180 and 140 ns) + Buffer delay

= 185 ns

Execution Time = $[K + n - 1] \times Pipeline time (where K is number of stages)$

 $= [5 + 1000 - 1] \times 185 \, \text{ns}$

= [1004] × 185 ns

= 185740 ns = 185.74 µsec

QUESTION ANALYTICS

Q. 15

Consider a single-level cache with an access time of 2.5 ns with block size of 64 bytes. Main memory uses a block transfer capability that has a first word (4 bytes) access time of 50 ns and an access time of 5 ns for







Ashima Garg

Course: GATE
Computer Science Engineering(CS)



HOME



MY TEST



BOOKMARKS



MY PROFILE

REPORTS



BUY PACKAGE



ASK AN EXPERT



OFFER



EXCLUSIVE OFFER FOR OTS STUDENTS ONLY ON BOOK PACKAGES 8.75 (8.70 - 8.80)

Your answer is Correct8.750

Solution:

8.75 (8.70 - 8.80)

Average Access Time = $(0.95 \times 2.5) + (1 - 0.95) ((50 + 15 \times 5) + 2.5)$

 $T_{\text{avg}} = 8.75 \text{ ns}$

OUESTION ANALYTICS

Q. 16

A device with data transfer rate 40 KB/sec is connected to a CPU, where data transfer time between interfaces to memory or CPU is neglected. If the interrupt overhead is 2 µsec, then minimum performance gain of operating the device under interrupt mode over operating it under programcontrolled mode ______(Assume data transferred Byte wise) [Upto 1 decimal place]

Solution Video | Have any Doubt ?

12.5 (12.2 - 12.8)

Correct Option

Solution:

12.5 (12.2 - 12.8)

$$S = \frac{ET_{Prog-IO}}{ET_{INT-IO}} = \frac{25}{2} = 12.5$$

QUESTION ANALYTICS

Q. 17

Consider a pipeline 'x' consist of 5 stages named as IF, ID, OF, EX and WB with the respective stage delays of 2 ns, 6 ns, 5 ns, 8 ns and 1 ns. The alternative pipeline 'y' contain the same number of stages but EX stage is divided into 2 sub stages, (EX1 and EX2) with equal delay i.e. (8 ns/2) and ID stage is divided into 3 substages (ID1, ID2 and ID3) with equal delays of (6 ns/3). In the pipeline x and y memory reference instructions are not overlapped so the penalty of memory

reference instructions in the pipeline 'x' is 4 cycles and in the pipeline 'y' is 8 cycles. If the program contain 20% of the instructions which are memory based instructions, what is the ratio of speedup of x to speedup of y?

A

0.727

B 1.2

Your answer is Correct

Solution:

(b)

$$S_x = \frac{t_n}{(1 + \# \text{ stalls/Instruction}) \text{ cycle time}}$$

$$S_x = \frac{22}{[1+(0.2\times4)]6 \text{ ns}} = \frac{22}{10.8} = 2.037$$

$$S_y = \frac{t_n}{(1 + \# \text{ stalls/Instruction}) \text{ cycle time}}$$

$$S_y = \frac{22}{(1+1.6)5 \text{ ns}} = \frac{22}{13} = 1.692$$

 $\frac{S_x}{2.037}$







Ashima Garg

Course: GATE
Computer Science Engineering(CS)



HOME



MY TEST



BOOKMARKS



REPORTS



BUY PACKAGE



ASK AN EXPERT



OFFER



EXCLUSIVE OFFER FOR OTS STUDENTS ONLY ON BOOK PACKAGES 0.665

D 0.825

QUESTION ANALYTICS

Q. 18

Consider 5 stage pipelined processor has instruction fetch (IF), Instruction decode (ID), Operand fetch (OF), Perform operation (PO) and Write operand (WB) stages. The IF, ID, OF and WB stages takes 1 clock cycle each for any instruction. The PO stage takes 1 clock cycle for ADD and SUB instruction, 4 clock cycles for MUL instruction and 3 clock cycles for DIV instructions respectively.

Instruction	Meaning of Instruction
I_0 : ADD $R_{2'}R_{0'}R_{1}$;	$R_2 \leftarrow R_0 + R_1$
$I_{\mathbf{i}}$: MUL $R_{5'}$ $R_{3'}$ $R_{4'}$	$R_5 \leftarrow R_3 \times R_4$
I2: SUB R2, R5, R2;	$R_2 \leftarrow R_5 - R_2$
I_3 : DIV R_5 , R_2 , R_6 ;	$R_5 \leftarrow R_2 / R_6$

How many clock cycles needed to execute the above sequence of instruction where operand forwarding from PO to PO?

Solution Video | Have any Doubt ?

8

Α

В

10

С

13

Correct Option

Solution:

(c)

	IF	ID	OF	PO	WB
ADD	1	1	1	1	1
MUL	1	1	1	4	1
SUB	1	1	1	1	1
DIV	1	1	1	3	1

		1	2	3	4	5	6	7	8	9	10	11	12	13
1	0	IF	ID	OF	PO	WB								
1	1		IF	ID	OF	PO	PO	PO	PO	WB				
1	2			IF	ID	OF	OF	OF	OF	PO.	WB			
1	3				IF	ID	ID	ID	ID	OF	PO	PO	PO	WB

D 15

Your answer is Wrong

QUESTION ANALYTICS

Q. 19

Which of the following represents the decimal value of above floating point number?

Solution Video Have any Doubt?







Ashima Garg

Course: GATE
Computer Science Engineering(CS)



HOME



MY TEST



BOOKMARKS



MY PROFILE

REPORTS



BUY PACKAGE




ASK AN EXPERT



OFFER



EXCLUSIVE OFFER FOR OTS STUDENTS ONLY ON BOOK PACKAGES



QUESTION ANALYTICS

Q. 20

Consider a system with 24 bit main memory. Data is transferred between main memory and cache in blocks of 4 bytes each. The cache can hold 64 KB. If the cache memory is 8-way set associative, then the main memory address B012EA is mapped into which set of cache? (Assume main memory is byte addressable)

Solution Video Have any Doubt?

A 10010111010

Your answer is Correct

Solution:

(a)

TAG	Set	Block size
11	11	2

Number of cache lines =
$$\frac{2^{16}}{2^2} = 2^{14}$$

Number of sets =
$$\frac{2^{14}}{2^3} = 2^{11}$$

Main memory address = 101100000001001011101010

B 10010111011

C 1100101110

D 1001100100

QUESTION ANALYTICS







Ashima Garg

Course: GATE
Computer Science Engineering(CS)



HOME



MY TEST



BOOKMARKS



MY PROFILE

REPORTS



BUY PACKAGE



OFFER



EXCLUSIVE OFFER FOR OTS STUDENTS ONLY ON BOOK PACKAGES 128 sets, 8-way set associativity


В

256 sets, 4-way set associativity

Your answer is Correct

Solution:

(b)



Number of sets bits =
$$32 - (17 + 7)$$

= $32 - 24 = 8$

i.e. 256 sets are present.

Since number of block in cache = 1024

So, Associativity =
$$\frac{2^{10}}{m} = 2^8$$

 $m = 2^{10-8}$
 $m = 4$

So, 256 sets and 4-way set associative.

C

256 sets, 8-way set associativity

D

Cannot be determined

QUESTION ANALYTICS

Q. 22

Consider the following Booth's multiplication:

Multiplicand: 1011 0111 1111 Multiplier: 0101 1100 1001

Which of the following represents the number of arithmetic operations are required in the multiplication?

Solution Video Have any Doubt?

A

5

6

C 7

D 8

Correct Option

Solution:

(d)

Multiplier	Pair with $(q-1)$	Recorder
1	0	-1
0	1	+1
0	0	0
	_	





Ashima Garg (Enroll User)

Sign out



Ashima Garg

Course: GATE
Computer Science Engineering(CS)



HOME



MY TEST



BOOKMARKS



MY PROFILE

REPORTS



BUY PACKAGE



ASK AN EXPERT



OFFER



EXCLUSIVE OFFER FOR OTS STUDENTS ONLY ON BOOK PACKAGES

1	1	U
1	1	0
0	1	+1
1	0	-1
	_	

Number of arithmetic operations are 8 (Recorder with sign '-' and '+').

QUESTION ANALYTICS

Q. 23

A hard disk with a transfer rate of 1 KBps is constantly transferring data to memory using DMA cycle stealing mode. The size of the data transfer is 16 bytes. The processor runs at 400 kHz clock frequency. The DMA controller requires 10 cycles for initialization of operation and transfer takes 2 cycles to transfer one byte of data from the device to the memory. What is the percentage of processor time blocked during this DMA operation?

A 0.70 %

В

0.65 %

Correct Option

Solution:

(b)

So,

% Time CPU is blocked =
$$\frac{\text{Transfer Time}}{\text{Transfer Time} + \text{Preparation Time}}$$

Preparation Time:

$$10^3$$
 bytes $\rightarrow 1$ sec

1 bytes
$$\rightarrow$$
 1 msec

16 bytes
$$\rightarrow$$
 16 msec

Transfer time = 10 cycles for initialization + (2×16) cycles for transfer = 42 cycles

1 cycle time =
$$\frac{1}{400 \, \text{kHz}} = 0.0025 \, \text{msec}$$

% of time CPU blocked =
$$\frac{0.105}{16 + 0.105} = \frac{0.105}{16.105}$$

= 0.0065×100
= 0.65%

С

0.50 %

D

0.55 %

QUESTION ANALYTICS

Q. 24

Consider the following statements:

 S_1 : Direct mapped caches do not need a cache block replacement policy, where as fully associative cache need.

 S_2 : Direct mapped cache, may produce more misses if programs refers to memory words that occupy a same tag value.

Which of the following options is correct?

Solution Video | Have any Doubt ?







Ashima Garg

Course: GATE
Computer Science Engineering(CS)



HOME



MY TEST



BOOKMARKS



MY PROFILE

REPORTS



BUY PACKAGE



ASK AN EXPERT



OFFER



EXCLUSIVE OFFER FOR OTS STUDENTS ONLY ON BOOK PACKAGES Solution:

(a)

- Since in direct mapped cache a block can mapped to only a particular block by using formula [MM block % cache blocks = cache block number]. Where as in fully associative cache a block can mapped to more than one cache block with in a set so only fully associative cache needs cache replacement policy. So, statement is true.
- Since in direct mapped cache, mapping is based on line offset not on TAG and those memory addresses having same line offset are mapped to same cache line. Therefore, if a program refers to memory access with same TAG value does not ensure more misses. Hence this statement is false.

В

Only S₂ is true

C

Both S_1 and S_2 are true

Your answer is Wrong

D

Neither of S_1 nor S_2 is true

QUESTION ANALYTICS

Q. 25

A Hypothetical control unit supports 5 groups of mutually exclusive signals

Group	G_1	G_2	G_3	G_4	G_5
Control Signal	2	1	4	33	25

What is the size of control memory (in bytes), if vertical programming is used, Assume control unit support 256 control word memory?

Δ

704 bytes

В

736 bytes

Correct Option

Solution:

(b)

Number of bits for control signals in vertical programming:

$$log_2(2) + log_2(1) + log_2(4) + log_2(33) + log_2(25)$$

= 1 + 1 + 2 + 6 + 5
= 15 bits
256 CW = 8 bits

VCW: Branch condition Flag Control Control memory address

VCW size = 15 + 8 = 23 bits

Vertical control memory size = 256 × 23 bits

 $= \frac{256 \times 23}{8} \text{ bytes}$

= 736 bytes

С

746 bytes

D







Ashima Garg Course: GATE

Computer Science Engineering(CS)



HOME



MY TEST



BOOKMARKS



MY PROFILE

REPORTS



BUY PACKAGE



ASK AN EXPERT



OFFER



EXCLUSIVE OFFER FOR OTS STUDENTS ONLY ON BOOK **PACKAGES**

Q. 26

Consider a machine with byte addressable main memory of 30 bits, block size of 16 bytes and 4-way set associative cache of size 256 byte. For choosing the block to be replaced, use last recently used scheme. What is the number of cache misses for the following sequence of block addresses is 12, 28, 18, 15, 19, 31, 39, 15, 7, 15?

Solution Video Have any Doubt?



Α 4

В

6

С

8

Your answer is **Correct**

Solution:

(c)

Number of cache line =
$$\frac{\text{Cache size}}{\text{Block size}}$$

$$= \frac{2^8}{2^4} = 2^4 = 16$$

Number of sets =
$$\frac{2^4}{2^2} = 2^2 = 4$$

Set 0	12	28		
Set 1				
Set 2	18			
Set 3	15	1 97	31	39

There are 8 cache misses are possible.

D

9

QUESTION ANALYTICS

Q. 27

Consider a two level memory hierarchy, L_1 (cache) has an accessing time of 5 ns and main memory has an accessing time of 100 ns. Writing or updating contents takes 20 ns and 200 ns for L_1 and main memory respectively. Assume L_1 gives misses 20% of the time with 60% of the instructions are read only instructions. What is the average access time for system (in ns) if it uses WRITETHROUGH technique?

Solution Video | See your Answers

Α 80 ns

В 75 ns

С 94.4 ns

Correct Option

Solution:

(c)

 $T_{({\rm read})} = {\rm Hit} \times {\rm Read} \; {\rm Time} \; {\rm of} \; L_1 + (1 - {\rm hit}) \times {\rm Read} \; {\rm Time} \; {\rm of} \; {\rm Memory}$ $= 0.8 \times 5 \text{ ns} + 0.2 \times 100 \text{ ns}$







Ashima Garg

Course: GATE
Computer Science Engineering(CS)

HOME

SEN.

MY TEST

BOOKMARKS

MY PROFILE

BUY PACKAGE

REPORTS

ASK AN EXPERT

∅ OFFER

EXCLUSIVE OFFER FOR OTS STUDENTS ONLY ON BOOK PACKAGES main memory is considered.]

$$T_{\rm avg} = F_{\rm Read} \times T_{\rm (read)} + F_{\rm write} \times T_{\rm (write)}$$

= 0.6 × 24 ns + 0.4 × 200 ns
= 14.4 ns + 80 ns
= 94.4 ns

D 85 ns

QUESTION ANALYTICS

Q. 28

Consider the following piece of code:

Assume that the system has a 2^{13} byte, direct-mapped data cache with 16-byte blocks. Assuming that the cache starts out empty, also Assume that an iteration of a loop in which the load hits takes 10 cycles but that an iteration of a loop in which the load misses takes 100 cycles. What is the execution time (cycles) of this snippet with the mentioned cache?

[Note: Assume integer size = 4 byte]

Solution Video Have any Doubt?

A 66556

> в 66560

> > **Correct Option**

Solution:

(b)

Cache is a direct mapped one.

For the first loop: one in 4 elements causes a miss.

Sequence: M, H, H, H, M, H, H, H, M, ...

Number of misses =
$$\frac{1024}{4}$$
 = 256

Number of hits = 768

For the second loop: 2048 × 4 = 8192 bytes which is the capacity of the direct mapped cach Therefore A[i+2048] is again mapped starting from 0 onwards.

So the sequence is same above: Miss, H, H, H, M, H, H, H, M, ...

Number of misses = $\frac{1024}{4}$ = 256

Number of Hits = 768

Total Number of misses = 512

Number of hits = 1536

Total Execution Time = $10 \times 1536 + 100 \times 512$

= 66560 cycles







Ashima Garg

Course: GATE Computer Science Engineering(CS)



HOME



MY TEST



BOOKMARKS



MY PROFILE

REPORTS



BUY PACKAGE



ASK AN EXPERT



OFFER



EXCLUSIVE OFFER FOR OTS STUDENTS ONLY ON BOOK **PACKAGES**

66548

QUESTION ANALYTICS

Q. 29

Consider a RISC processor with an ideal CPI, where 25% of the total instructions are load and store instruction. Time to accessing main memory is 100 clock cycles and accessing of the cache memory required 2 clock cycles. If cache miss rate is 2%, then the effective CPI for the system with the cache is _. [Upto 2 decimal placed]

Solution Video | Have any Doubt?

5.00 [4.95 - 5.05]

Correct Option

Solution:

5.00 [4.95 - 5.05]

LOAD and STORE take 2 memory access, 1 for IF and 1 for loading/storing.

So total memory access for 100 instruction

Average memory access/instruction

$$=\frac{125}{100}$$

= 1.25 memory access/instruction

Cycles per instruction for handling cache misses

Memory accesses per instruction × Miss rate × Cycles per mis

 $= 1.25 \times 0.02 \times 102$

= 2.55 Cycles per instruction

Cycles per instruction for handling cache hits

= Memory accesses per instruction × Hit rate × Cycles per hit

 $= 1.25 \times 0.98 \times 2$

= 2.45 Cycles per instruction

Effective CPI = Cycles for hits + Cycles for misses

= 2.55 + 2.45 = 5

Your Answer is 176.47

QUESTION ANALYTICS

Q. 30

Consider a hypothetical system used in web applications. Application program refers the IO operation and ALU operations. IO operational unit is enhanced then it runs 4 times faster. In the application program 40% of instructions are ALU instructions. The performance gain in the enhanced system is _ (upto 2 decimal places).

Solution Video Have any Doubt?

1.80 (1.80-1.81)

Correct Option

Solution:

1.80 (1.80-1.81)

$$S = \left[(1-F) + \frac{F}{S} \right]^{-1}$$

$$S = \left[(1 - 0.6) + \frac{0.6}{4} \right]^{-1}$$

 $S = [0.4 + 0.15]^{-1}$





Your Answer is 1.42



Ashima Garg

Course: GATE Computer Science Engineering(CS)



HOME



MY TEST



BOOKMARKS



MY PROFILE

REPORTS



BUY PACKAGE



ASK AN EXPERT



OFFER



EXCLUSIVE OFFER FOR OTS STUDENTS ONLY ON BOOK **PACKAGES**

OUESTION ANALYTICS

Q. 31

Consider two level cache hierarchies with L_1 and L_2 cache. Programs refer memory 1000 times, out of which 40 misses are in L_1 cache and 10 misses are in L_2 cache. If the miss penalty of L_2 is 200 clock cycles, hit time of L_1 is 1 clock cycle, and hit time of L_2 is 15 clock cycles, the average memory access time is _ clock cycles. (Upto 1 decimal place)

Solution Video Have any Doubt?

3.6

Correct Option

Solution:

3.6

$$L_1 \text{ miss rate} = \frac{40}{1000} = 4\%$$

 L_2 miss rate (we need to take local miss rate) = $\frac{(10)}{40}$ = 25%

Average access time = Hit time (L_1) + Miss rate (L_1) [Hit time (L_2) + Miss rate (L_2) × Miss per $= 1 + 4\% [15 cc + 25\% \times 200 cc]$ = 1 + 0.04 [15 cc + 50 cc]= 3.6 cc

Your Answer is 3.41

QUESTION ANALYTICS

Q. 32

An instruction pipeline consists of following 5 stages: IF = Instruction Fetch, ID = Instruction Decode, EX = Execute,

MA = Memory Access and WB = Register Write Back Consider the following code:

LOAD

 $\begin{array}{ll} R_{1'} \ [1000] & R_1 = {\rm Memory} \ [1000] \\ R_{3'} \ 4(R_2) & R_3 = {\rm Memory} \ [R_2 + 4] \\ R_{4'} \ R_{1'} \ R_3 & R_4 = R_1 \times R_3 \\ R_5 \ R_{1'} \ R_4 & R_5 = R_1 \div R_4 \end{array}$

LOAD

3. MUL

4. DIV

 $R_{6'} R_{4'} R_{5}$ $R_6 = R_4 - R_5$ 5. SUB Assume that each stage takes 1 clock cycle for all the instructions. The number of cycles needed to execute

the code, by using operand forwarding are _____.

Solution Video | Have any Doubt ?

10

Correct Option

Solution:

10

With operand forwarding

	1	2	3	4	5	6	7	8	9	10
I_1	IF	ID	EX	MA	WB					
I_2		IF	ID	EX	MA	WB				
I_3			IF	ID	ID	EX	MA	WB		
I_4				IF	IF	ID	EX	MA	WB	
I_5						IF	ID	EX	MA	WB

10 cycles are required.





Your Answer is 15



Ashima Garg

Course: GATE
Computer Science Engineering(CS)



HOME



MY TEST



BOOKMARKS



MY PROFILE

REPORTS



BUY PACKAGE



ASK AN EXPERT



OFFER



EXCLUSIVE OFFER FOR OTS STUDENTS ONLY ON BOOK PACKAGES QUESTION ANALYTICS

Q. 33

Consider Prof. Vamshi's writes a program given below and run on system which has 2-way set associative 16 KB data cache with 32 bytes block where each word size is 32 bits and LRU replacement policy used. If base address of array 'a' is 0×0 and initially cache is empty then the number of data cache misses are there ______. (Assume integer takes 8 bytes)

```
int i, a[1024 * 1024], x = 0;

for (i = 0; i < 1024; i++) {
x + = a[i] + a[1024*i];
}
```

Correct Option

Solution:

1279

1279

Number of lines (Blocks) =
$$\frac{16 \text{ KB}}{32 \text{ B}} = \frac{2^{14} \text{B}}{2^5 \text{B}} = 2^9$$

Since 2-way set associative,

So, Number of sets =
$$\frac{2^9}{2}$$
 = 2^8



Set 0	0 - 31	0	1024 - 1055	1
Set 1	32 - 63	0	1056 - 1087	1
Set 2	64 - 95	0		1
Set 255		0		1

- 1. First access: a[0] + a[0], since a[0] is miss, a[0], a[1], a[2] and a[3] are fetched to mem. Si word size is 32 bits, so 4 integer are fetched on a miss.
- 2. Second access: a[1] + a[1024]
- 3. Third access: a[2] + a[1048]

Line this, Total number of miss = $\frac{1024}{4} + (1024 - 1)$ = 256 + 1023 = 1279

QUESTION ANALYTICS