


# CIRCUIT DIAGRAM

## CONTROLLED ARRAY MULTIPLIER

### GROUP-3

17EC10063 - Kshitij Agrawal


17EC10065 - Aadi Swadipato Mandal







overall addition / subtraction of ones looks like



As per the convention on the right side

$1_b$  lies on index  $(n-1)$  &  $1_a$  lies on index  $(m-1)$

$\therefore m > n \quad \text{pos}(1_a) > \text{pos}(1_b)$

$\therefore$  The overall addition looks as

$$\begin{array}{r}
 - \quad 1 \ 1 \ 1 \ 1 \dots 1_a \\
 + \quad \phantom{1 \ 1 \ 1 \ 1 \dots} 1_b \\
 \hline
 \text{or} \\
 \begin{array}{r}
 1 \ 0 \ 0 \ 0 \dots 0_a \\
 \phantom{1 \ 0 \ 0 \ 0 \dots} 1_a \ 1_b
 \end{array}
 \end{array}$$

$1_{(m+n-1)}$  can be accounted for using a Half Adder as in prev. case.  $1_b$  also similarly as it is the first bit in the sequence. Now, position  ~~$(b+1)$~~  to a require additional full adders  $= m - 1 - n + 1 = (m - n)$

$\therefore$  Total

$$\begin{array}{l}
 \text{FA} = (m-1)(n-1) + (m-n) \quad \text{(due to } 1_b \text{ to } 1_a) \\
 \text{HA} = (n-1) + 1 + 1 \\
 \quad = n+1 \quad \text{(due to } 1_b)
 \end{array}$$

case 3 ( $m < n$ )

This is exactly similar to case 2 just with no overlapping bits bet<sup>n</sup> the first & last layer. The result remains the same

$$\begin{array}{l}
 \text{FA} = (m-1)(n-1) + (n-m) \\
 \text{HA} = (n-1) + 2 = n+1
 \end{array}$$

(ii) (a) Baugh Wooley Multiplier

$$\tau_{pd} = (m+n-3) \tau_{FA} + 2 \tau_{HA}$$

{ 2 HA in critical path  
rest all FA }

(b) Braun's Array Multiplier

$$\tau_{pd} = (m+n-4) \tau_{FA} + 2 \tau_{HA}$$

{ critical path  
as mentioned  
in slides }

(c) Signed Magnitude Multiplier

$$\tau_{pd} = (m+n-1-1+n-2) \tau_{FA} + \tau_{HA}$$

$$\tau_{pd} = (2n+m-4) \tau_{FA} + \tau_{HA}$$

$\tau_{pd} \leftarrow$  Propagation delay

$\tau_{FA} \leftarrow$  Prop. delay of FA

$\tau_{HA} \leftarrow$  Prop. delay of HA



{ 1 HA in layer 1  
(m+n-1)-1 FA in layer 1  
Rest all (n-2) FA in each  
further layers }

H.B. All these Prop delays are calculated considering critical path to be comprising max. carry propagation



(2)  $X \leftarrow 5 \text{ bits (multiplicand)} t = 0 \leftarrow \text{Sign-Magnitude Mul.}$   
 $Y \leftarrow 3 \text{ bits (multiplier)} t = 0 \leftarrow 2\text{'s complement Mul.}$

LEGEND



critical path includes the path from the start to the product bit which is generated last. In either case if  $t = 0$  or  $1$ ,  $z_6$  is the last bit produced (considering carry prop. time as the main delay factor)

$\therefore$  The critical path will be same for both  $t = 0$  &  $1$   
 [Marked in BLACK]