


Exercise 11 SPI Tranceiver

- Simple Monarch/Serf serial interface (Motorola long long ago)
 - **Serial Peripheral Interconnect** (very popular physical interface)
 - 4-wires for full duplex
 - ✓ MOSI (Monarch Out Serf In) (We drive this to 6-axis inertial)
 - ✓ MISO (Monarch In Serf Out) (Inertial sensor drives this back to us)
 - ✓ SCLK (Serial Clock)
 - ✓ SS_n (Active low Serf Select) (For us we only have one SS per SPI channel)
 - There are many different variants
 - ✓ MOSI shifted on SCLK rise vs fall, MISO sampled on SCLK rise vs fall
 - ✓ SCLK normally high vs normally low
 - ✓ Widths of packets can vary from application to applications
 - ✓ Really is a very loose standard (barely a standard at all)
 - We will stick with:
 - ✓ SCLK normally high, 16-bit packets only
 - ✓ MOSI shifted slightly after SCLK rise (2 system clocks after)
 - ✓ MISO sampled at that same time.

Exercise 11: SPI (HW3 Problem4)

"A friend of mine took 551 last semester and did a SPI peripheral. I will just copy theirs". Nope...this one is specified quite different, but in subtle ways.




A SPI packet inherently involves a send and receive (full duplex). The full duplex packet is always initiated by the monarch. The monarch controls SCLK, SS_n, and MOSI. The serf drives MISO if it is selected. If the serf is not selected it should leave MISO high impedance. The inertial sensor and an A2D converter are the SPI peripherals we have in our system.

The SPI monarch will have a 16-bit shift register. The MSB of this shift register is MOSI. MISO will feed into the LSB of this shift register. The shift register should shift **two system clocks after** the rise of SCLK, this eliminates any timing difficulties. The serfs sample MOSI on the positive edge of SCLK, and change MISO on the negative edge of SCLK. Of course all your flops are based purely on clk (system clock), not SCLK! SCLK is a signal output from your SPI monarch.

SCLK will be $1/32$ of our system clock ($50\text{MHz}/32 = 1.5625\text{MHz}$)

Exercise 11: SPI (HW3 Problem4)


- You will implement **SPI_mnrch.sv** with the interface shown.
- SCLK frequency will be 1/32 of the 50MHz clock (i.e. it comes from the MSB of a 5-bit counter running off **clk**)
- I had better not see any **always** blocks triggered directly on **SCLK**. We only use **clk** when inferring flops.
- Remember you are producing **SCLK** from the MSB of a 5-bit counter. So for example, when that 5-bit counter equals 5'b01111 you know **SCLK** rise happens on the next clk. Perhaps more pertinent...when that 4-bit counter equals 5'b10001 you should enable the shift register because you would then force a sample of **MISO** into the LSB of the shift register at two system clocks after **SCLK** rise.





Signal:	Dir:	Description:
clk, rst_n	in	50MHz system clock and reset
SS_n, SCLK, MOSI, MISO	3-out 1-in	SPI protocol signals outlined above
snd	in	A high for 1 clock period would initiate a SPI transaction
cmd[15:0]	in	Data (command) being sent to inertial sensor.
done	out	Asserted when SPI transaction is complete. Should stay asserted till next wrt
resp[15:0]	out	Data from SPI serf. For inertial sensor we will only ever use bits [7:0]

Exercise 11: Cartoon Diagram!

- Essentially, we need a 16-bit shift register that can parallel load data that we want to transmit, then shift it out (MSB first), at the same time it receives data from the serf in the LSB
- The bit coming from the serf (**MISO**) is shifted into the LSB position of the shift register






Exercise 11: SPI




The main datapath of the SPI monarch consists of a 16-bit shift register. The MSB of this shift register provides **MOSI**. The shift register can be parallel loaded with the data to send, or it can left shift one position taking **MISO** as the new LSB, or it can simply maintain.

Since the SPI monarch is also generating **SCLK** it can choose to shift this register in any relationship to **SCLK** that it desires. To alleviate timing difficulties it is best that the shift register is shifted two system clocks after **SCLK** rise. Note the value `SCLK_div` is loaded with `(5'b10111)`. Look back at the waveforms. There is a little time from when `SS_n` falls till the first fall of **SCLK**. Do you get the idea of loading with `5'b10111`?


Exercise 11: SPI



In addition to **SCLK_div** and main shift register you also need a **bit_cntr** to keep track of how many times the shift regiter has shifted. Of course you also need a state machine.




Possible SPI SM Implementation:



Is it OK of SS_n glitches?


Correct SPI SM Implementation:



Exercise 11: SPI

- **SCLK** Requirements:
 - **SCLK** will be $1/32$ of our system clock ($50\text{MHz}/32 = 1.5625\text{MHz}$)
 - **SCLK** is normally high and toggles during SPI transactions
 - Want a delay from start of transaction (**SS_n** fall) till first fall of **SCLK**
 - Look back 5-slides at the waveworms. We want a bit of a “back porch” on **SCLK**. A time in which it is high prior to **SS_n** returning high.
- Recommended **SCLK** implementation
 - **SCLK** comes from bit[4] of a 5-bit counter
 - This 5-bit counter is only counts during SPI transactions (otherwise loads 5'b10111)
 - The bits of this counter are not all preset or reset, but rather a combination such that **SCLK** is normally high and has its first negative edge a few system clocks after the transaction starts.
 - Perhaps will need to dedicate a state to creating the “back porch”.
- Remember...for DUT Verilog (Verilog you intend to synthesize). If I see: *always* *@(posedge* ... ← This next signal better be *clk!*

Exercise 11 (HW3 Problem4) (Testing your SPI_mnrch.sv):



- Download **ADC128S.sv** (model of A2D converter on DE0-Nano, and a SPI serf)
- Also download **SPI_ADC128S.sv** (child of ADC128S.sv that you need)
- Create a testbench in which your **SPI_mnrch.sv** drives the **ADC128S**. Test and debug.
- To read a channel from the ADC128S you send: $\{2'b00, \text{chnl}[2:0], 11'h000\}$ (i.e. the channel is specified by bits [13:11] of the packet you send).
- During a read the ADC128S is returning the channel you requested in the last SPI packet *(since it obviously cannot respond with data for the current SPI packet since you are just now telling it what channel you want)*.

Exercise 11 (HW3 Problem4) (Testing your SPI_mnrch.sv):

- The response of ADC128S is: 0xC00 + chnnl for the first two reads. The 0xC00 part decrements by 0x10 for every 2 reads. For the first read it assumes you are reading channel 0 so it would return 0xC00.

- The table below outlines the behavior if you gave it 4 reads in a row:

NOTE: when performing consecutive reads to the **ADC128S.sv** model you have to give it a clock period to breath between transactions. So delay one system clock after *done* before sending another SPI transaction.

Channel Read	Expected Response	Description:
1	0xC00	You are requesting channel 2 for next time, but it returns channel 0 for first read.
1	0xC01	Has not decremented 0xC00 by 0x10 yet, but this is channel 1 from last request
4	0xBF1	Two reads have been performed so it decremented by 0x10, but this is still channel 1.
4	0xBF4	This is a channel 4 response from last request

- **Submit:**
 - **SPI_mnrch.sv (this is individual exercise, everyone submits their own)**
 - Your testbench (**SPI_mnrch_tb.sv**) (should be self-checking, and I recommend what is shown in table above)
 - Output from your self checking test bench proving you ran it successfully