Do lower V_t devices have lower "off currents" (i.e. for V_{gs} =0V)?

Series resistance (emitter) degrades bipolar transconductance more than (source resistance) for MOS (T/F). Explain

Does decreasing gate capacitance (C_{ox}) improve (i.e. decrease) intrinsic gate delay, independent of carrier mobility?