From: "Fabian Pease" <pease@cis.stanford.edu>
To "Diane Shankle" <shankle@ee Stanford.EDU>
Cc <qroup@jumpjibe stanford.edu> Subject: Quals question Date: Tue, 22 Jan 2002 10:33:02 -0800 X-Priority: 3

## Pease's Question(s):

- 1. Draw the circuit diagram of a CMOS inverter. Add a capacitive load C.
- 2. If you apply a square-wave clock to the input how much energy is dissipated in 1 clock cycle (and where and when)?
  3. Do you think chips will draw more or less power in the future? Explain.
  4. Why have batteries progressed so little in the last 100 years?