ince the precharge gate's delay increases linearly with n, and the ree is $\log(n)$, the tree must be faster for large n. The key question s which is faster for small n. I was interested in how students tracked this problem. The precharge gate will be faster, since it has awer transistors, and that means less input and output capacitance. The precharge gate is faster at small n and the ree is faster for large n.

. Does the answer to question 3 give you an idea of how to build a sster 32 input NOR? $\,$

are, replace the NOR gates in the tree with precharge gates. This buld allow you to increase the famin of these gates, and shorten the apth of the tree while maintaining the same gate delay. The NAND stes in the tree invert the output of the precharge gates, so the aputs to the NAND gates are monotonically rising signals.