The ring O façade: awakening the processor's inner demons

domas / @xoreaxeaxeax / DEF CON 2018

& Christopher Domas & Cyber Security Researcher

./bio

disclaimer:

The research presented herein was conducted and completed as an independent consultant. None of the research presented herein was conducted under the auspices of my current employer. The views, information and opinions expressed in this presentation and its associated research paper are mine only and do not reflect the views, information or opinions of my current employer.

- & General-purpose-registers
- & Special-purpose-registers
- & FPU, MMX, XMM, YMM, ZMM
- & Control registers
- *№ Model-specific-registers*

Processor registers

- & Debugging
- & Execution tracing
- ▶ Performance monitoring
- & Clocking
- & Thermal controls
- & Cache behavior

Model-specific-registers

& Accessing MSRs:

- g Ring O
- Accessed by address, not name
 - a 0x00000000 0xFFFFFFF
- g Only a small fraction are implemented
 - ล 10s few 100s
- \$64 bits
- ิ Read with rdmsr
 - ম Read to edx:eax
- g Written with wrmsr
 - a Written from edx:eax

Model-specific-registers

movl \$0x1a0, %%ecx /* load msr address */

rdmsr /* read msr 0x1a0 */

/* configure new values for msr */
orl \$1, %%eax
orl \$4, %%edx

wrmsr /* write msr 0x1a0 */

Model-specific-registers

- & Undocumented debug features
- & Unlock disabled cores
- & Hardware backdoors

Additionally, accessing some of the internal control registers can enable the user to bypass security mechanisms, e.g., allowing ring 0 access at ring 3.

In addition, these control registers may reveal information that the processor designers wish to keep proprietary.

For these reasons, the various x86 processor manufacturers have not publicly documented any description of the address or function of some control MSRs.

- US 8341419

"

Nevertheless, the existence and location of the undocumented control MSRs are easily found by programmers, who typically then publish their findings for all to use.

Furthermore, a processor manufacturer may need to disclose the addresses and description of the control MSRs to its customers for their testing and debugging purposes.

The disclosure to the customer may result in the secret of the control MSRs becoming widely known, and thus usable by anyone on any processor.

,,

-US 8341419

The microprocessor also includes a secret key, manufactured internally within the microprocessor and externally invisible.

The microprocessor also includes an encryption engine, coupled to the secret key,

configured to decrypt a user-supplied password using the secret key to generate a decrypted result

in response to a user instruction instructing the microprocessor to access the control register.

,,

-US 8341419

& Could my processor have...

secret,

undocumented,

password protected

...registers in it, right now?

& AMD K7, K8

- ø Discovered through firmware RE
- 🔊 32 bit password loaded into a GPR

Let's start here, as a case study

```
movl $0x12345678, %%edi /* password */movl $0x1337c0de, %%ecx /* msr */rdmsr
```

/* if MSR 0x1337c0de does not exist, CPU generates #GP(0) exception */

/* if password 0x12345678 is incorrect, CPU generates #GP(0) exception */

& Challenge:

- To detect a password protected MSR, must guess the MSR address and the MSR password
- φ Guessing either one wrong gives the same result: #GP(0) exception
- φ 32 bit address + 32 bit password = 64 bits

```
// naive password protected MSR identification
for msr in O to Oxfffffff:
  for p in O to Oxfffffff:
     p -> eax, ebx, edx, esi, edi, esp, ebp
    msr -> ecx
    try:
       rdmsr
     catch:
       // fault: incorrect password, or msr does not exist
       continue
    // no fault: correct password, and msr exists
     return (msr, p)
```


 α At 1,000,000,000 guesses per second

g Finding all password-protected MSRs takes 600 years

How might we detect whether our processor is hiding password protected registers, without needing to know the password first?

& Assembly is a high level abstraction

© CPU micro-ops execute assembly instructions

Representation Possible pseudocode for microcoded MSR accesses (rdmsr, wrmsr):

```
if msr == 0x1:
    ... // (service msr 0x1)
elif msr == 0x6:
    ... // (service msr 0x6)
elif msr == 0x1000:
    ... // (service msr 0x1000)
else:
    // msr does not exist
    // raise general protection exception
    #gp(0)
```

Representation Possible pseudocode for password-protected microcoded MSR accesses (rdmsr, wrmsr):

```
if msr == 0x1:
  ... // (service msr 0x1)
elif msr == 0x6:
  ... // (service msr 0x6)
elif msr == 0x1337c0de:
  // password protected register - verify password
  if ebx == Oxfeedface:
              ... // (service msr 0x1337c0de)
  else:
              // wrong password
              // raise general protection exception
              #gp(0)
else:
  // msr does not exist
  // raise general protection exception
  #gp(0)
```

& Microcode:

- g Checks if the user is accessing a password-protected register
- # Then checks if supplied password is correct
- & Same visible result to the user
- & But...
 - Accessing a password-protected MSR takes a *slightly different* amount of time than accessing a non-password-protected MSR

Non-password-protected path:

```
if msr == 0x1:
 ... // (service msr 0x1)
elif msr == 0x6:
 ... // (service msr 0x6)
elif msr == 0x1337c0de:
 // password protected register – verify password
 if ebx == Oxfeedface:
            ... // (service msr 0x1337c0de)
 else:
            // wrong password
            // raise general protection exception
            #gp(0)
else:
 // msr does not exist
 // raise general protection exception
 #gp(0)
```

Representation Password-protected path:

```
if msr == 0x1:
 ... // (service msr 0x1)
elif msr == 0x6:
 ... // (service msr 0x6)
elif msr == 0x1337c0de:
 // password protected register – verify password
 if ebx == Oxfeedface:
            ... // (service msr 0x1337c0de)
  else:
            // wrong password
            // raise general protection exception
            #gp(0)
else:
 // msr does not exist
 // raise general protection exception
 #gp(0)
```

- - g Password-protected path may be longer or shorter
 - ø But should be different
- Representation Possible to craft each path to have identical execution time
 - ສ Complexities of microcode + no public research attacking MSRs = seems unlikely

```
/* load msr */
mov %[_msr], %%ecx
mov %%eax, %%drO
                              /* serialize */
                               /* start time */
rdtsc
movl %%eax, %%ebx
                               /* access msr */
rdmsr
                              /* exception handler */
rdmsr_handler:
                              /* serialize */
mov %%eax, %%drO
                               /* end time */
rdtsc
                              /* calculate access time */
subl %%ebx, %%eax
```

- & Attack executed in ring O kernel module
- ★ #GP(0) exception is redirected to instruction following rdmsr
- System stack reset after each measurement to avoid specific fault handling logic


execution time of a #GP(0) exception
(by executing a ud2 instruction)

Subtracted out of faulting MSR measurements

Serialization handles out-of-order execution


Simplicity: only track low 32 bits of timer

Repeat sample, select lowest measurement



☼ Timing measurements let us speculate on a rough model of the underlying microcode

Specifically, focused on variations in observed fault times.



Speculate that separate ucode paths exist for processing each fault group.

ractically speaking,
breaking ucode MSR checks into groups
improves execution time

// possible k8 ucode model

```
if msr < 0x174:
                                              elif msr < 0xc0000000:
         if msr == 0x0: ...
                                                        if msr == 0x400: ...
          elif msr == 0x1: ...
          elif msr == 0x10: ...
                                                        else: \#gp(0)
                                              elif msr < 0xc0000080:
          else: \#gp(0)
                                                        #gp(0)
                                              elif msr < 0xc0010000:
elif msr < 0x200:
         if msr == 0x174:...
                                                        if msr == 0xc0000080: ...
          else: \#gp(0)
                                                        else: #gp(0)
elif msr < 0x270:
                                              elif msr < 0xc0011000:
         if msr == 0x200: ...
                                                        if msr == 0xc0010000: ...
          else: #gp(0)
                                                        else: #gp(0)
elif msr < 0x400:
                                              elif msr < 0xc0020000:
          if msr == 0x277: ...
                                                        \#gp(O)
                                              else:
          else: \#gp(0)
                                                        #gp(0)
```

ø i.e. regions explicitly checked by ucode, even though there are no visible MSRs within them

// possible k8 ucode model

```
if msr < 0x174:
                                              elif msr < 0xc0000000:
         if msr == 0x0: ...
                                                       if msr == 0x400: ...
          elif msr == 0x1: ...
         elif msr == 0x10: ...
                                                        else: \#gp(0)
                                              elif msr < 0xc0000080:
          else: \#gp(0)
                                                       #gp(0)
                                              elif msr < 0xc0010000:
elif msr < 0x200:
         if msr == 0x174:...
                                                       if msr == 0xc0000080: ...
         else: \#gp(0)
                                                        else: #gp(0)
elif msr < 0x270:
                                              elif msr < 0xc0011000:
         if msr == 0x200: ...
                                                       if msr == 0xc0010000: ...
          else: #gp(0)
                                                        else: #gp(0)
elif msr < 0x400:
                                              elif msr < 0xc0020000:
          if msr == 0x277: ...
                                                       #gp(0)
                                              else:
          else: \#gp(0)
                                                        #gp(0)
```


★ Timings show that there are explicit ucode checks on the regions:

ø 0xC000000 – 0xC00007F

ø 0xC0011000 – 0xC001FFFF

😿 ... even though there are

no visible MSRs in those regions



Speculate that anomalies *must* be due to password checks

g Reduces MSR search space by 99.999%

Tracking passwords is now feasible

Simple embodiment:

- ø 32 bit password
- ø Use list of side-channel derived MSRs
- g Continue until MSR is unlocked, or all passwords are tried

```
// side-channel assisted password identification
for msr in [0xC0000000:0xC000007F, 0xC0011000: 0xC001FFFF]:
  for p in 0 to 0xfffffff:
     p -> eax, ebx, edx, esi, edi, esp, ebp
    msr -> ecx
    try:
       rdmsr
    catch:
       // fault: incorrect password, or msr does not exist
       continue
    // no fault: correct password, and msr exists
    return (msr, p)
```

& Cracked the AMD K8

- g Password 0x9c5a203a loaded into edi
- ø MSRs: 0xc0011000 − 0xc001ffff
- g Check on


Oxc000000 - Oxc000007f remains unexplained


- k This region and password were already known through firmware reverse engineering
- But this is the first approach to uncovering these MSRs without first observing them in use


Side-channel attacks into the microcode offer a powerful opportunity


ø... so what else can we find?


Digging deeper...











& Cracking extensions:

- ø Write protected MSRs
- ø 64 bit password in 2 32 bit registers
 - A Accessible from real mode

Advanced cracking

& And...

g Failed.

🛭 No new passwords uncovered.

Advanced cracking

& Sometimes, that's research.

- - ø 64/128/256 bit passwords in XMM etc. registers
 - More advanced password checks, as described in patent literature
 - MSRs only accessible in ultra-privileged modes beyond ring 0

- - ø Microcode checks on processor family, model, stepping
 - Allow one ucode update to be used on many processors
 - Timing anomalies in MSR faults on Intel processors seemed to accurately align with specific documented MSRs on related families

- & So, we're in the clear?
 - ø Sadly, no.
 - g Instruction grep through firmware databases reveals previously unknown passwords:
 - a 0x380dcb0f in esi register
 - a Hundreds of firmwares, variety of vendors
 - a Windows kernel

- We've raised more questions
 than we've answered
- But the stakes are high:
 - MSRs control everything on the processor
- Research is promising
 - Finitely new approach to detecting processor secrets

The truth is out there...

```
github.com/xoreaxeaxeax

project:nightshyft

project:rosenbridge

sandsifter

M/o/Vfuscator

REpsych

x86 0-day PoC

Etc.
```

&Feedback? Ideas?

kdomas ø @xoreaxeaxeax ø xoreaxeaxeax@gmail.com

