RS/Conference2020

San Francisco | February 24 – 28 | Moscone Center

HUMAN ELEMENT



Secure Sandboxing in a Post-Spectre World



Tyler McMullen

CTO
Fastly
@tbmcmullen


Jonathan Foote


Principal Security Architect Fastly @footePGH







Edge compute












FaaS











Granular Sandboxing







Guest Guest Guest Guest	Guest Guest Guest Guest Guest Guest Guest	Guest Guest	WebAssembly Sandbox, WASI
host embedding		host bedding •••	Capability-based API, Process Isolation
process	process	rocess	seccomp-bpf, Namespacing, Capabilities, Privilege Separation
linux kernel			Kernel Hardening, OS security
bare metal			CPU/Component Firmware Hardening, Physical security

Transient execution security


Research and development evolution

Attacks and defenses









2018

2019

2020

https://cpu.fail/

https://meltdownattack.com/


https://foreshadowattack.eu/


Expectations

- Advances in offensive security research
 - Unexplored CPU components, new techniques
- Significant improvements in HW-supplied defenses
 - Intel, AMD
- Continued exposure of Fastly network
 - New hardware
 - New execution models
- Malicious exploitation

Transient execution attacks

Concepts





Transient execution attacks and defenses

Analysis by example

arch

µarch

arch


µarch


arch

```
µarch
```

```
→ secret = "secret"; // or set affinity, etc.
→ oracle = malloc(4096 * 256);
→ for cache_line in oracle {
      clflush(cache_line);
    }
```

L1D





```
secret = "secret"; // or set affinity, etc.
  oracle = malloc(4096 * 256);
      for cache line in oracle {
          clflush(cache_line);
→ gadget:
      // ...
      ret2spec_gadget(i) {
          // ...
          *(oracle + secret[j]);
```

"secret" Ø0 \emptyset_1 **RSB** \emptyset_2 &tailA &tailB &tailC \emptyset_{255} 4KB

&tailN

L₁D


Priming the system: defenses

- Disallow clflush and proxies
- Disallow large array allocations
- Process isolation
- Secrets management
- Detect suspicious code patterns
- Detect suspicious L*D and allocation activity


• ...

```
secret = "secret"; // or set affinity, etc.
oracle = malloc(4096 * 256);
    for cache line in oracle {
        clflush(cache_line);
gadget:
    // ...
    ret2spec_gadget(i) {
        // ...
        *(oracle + secret[j]);
```

L₁D



```
secret = "secret"; // or set affinity, etc.
oracle = malloc(4096 * 256);
    for cache line in oracle {
        clflush(cache_line);
    ret2spec_recurse();
gadget:
    // ...
    ret2spec_gadget(i) {
        // ...
        *(oracle + secret[j]);
```



&gadget

4KB


Problematic transient execution: defenses

- Apply microcode patches
- Limit reach of user-supplied code
- Flush shared resources by security domain
- Co-schedule by security domain
- Detect suspicious code patterns, runtime activity


• ...

CPU component	Trans exec technique	ECP prevention controls
BPU::BTB	Bounds check bypass / Spectre v1	32-bit addressing for guest programs Array index masking or Ifence/serialization for hostcalls Process isolation by security domain
	Branch target injection / Spectre v 2	Retpoline for indirect calls within Wasm guests Retpoline for host or IBPB on hostcall invocation IBPB on hostcall return IBRS on guest context switch Enable STIBP globally Process isolation by security domain
Memory disambiguator	Speculative Store Bypass (SSB) / Spectre v 4	32-bit addressing for guest programs Array index masking or Ifence/serialization for hostcalls SSBD
Line Fill Buffer (LFB), Load port, Store buffer	Microarchitectual data sampling (MDS) / Zombieload (variants 1-5) / RIDL	Co-schedule physical hardware by security domain Process isolation by security domain VERW (or equivalent) on host+guest context switches Disable TSX Enable KPTI Enable SMAP Disable SGX

```
secret = "secret"; // or set affinity, etc.
oracle = malloc(4096 * 256);
    for cache line in oracle {
        clflush(cache_line);
    ret2spec_recurse();
gadget:
    // ...
    ret2spec_gadget(i) {
        // ...
        *(oracle + secret[j]);
```



```
secret = "secret"; // or set affinity, etc.
oracle = malloc(4096 * 256);
    for cache line in oracle {
        clflush(cache_line);
    ret2spec_recurse();
    for block in oracle {
        mfence; lfence; rdtsc;
        // ...
        update scores();
gadget:
    // ...
    ret2spec_gadget(i) {
        // ...
        *(oracle + secret[j]);
```



Measuring side effects: defenses


- Disallow asm
- Disallow fine-grained timers/primitives; add jitter
- Deterministic ordering of all events
- Array preloading, non-deterministic array access, buffer ASLR, etc.

• • • •

arch µarch

```
secret = "secret"; // or set affinity, etc.
oracle = malloc(4096 * 256);
    for cache line in oracle {
        clflush(cache_line);
    ret2spec_recurse();
    for block in oracle {
        mfence; lfence; rdtsc;
        // ...
        update scores();
gadget:
    // ...
    ret2spec_gadget(i) {
        // ...
        *(oracle + secret[j]);
```

L₁D




arch

µarch

```
secret = "secret"; // or set affinity, etc.
  oracle = malloc(4096 * 256);
→ for k in (len(secret) * LRG_NUMBER) {
      for cache line in oracle {
          clflush(cache_line);
      ret2spec_recurse();
      for block in oracle {
          mfence; lfence; rdtsc;
          // ...
          update scores();
  gadget:
      // ...
      ret2spec gadget(i) {
          // ...
          *(oracle + secret[j]);
```

L₁D



Orchestrating the attack: defenses


- Disallow longer, continuous runtimes
- Isolate workloads by security domain
 - "Quarantine" low-trust workloads
- Detect suspicious code patterns, runtime activity


• ...

RSA*Conference2020


Transient execution attacks and defenses

Approach for Fastly Compute@Edge









https://cpu.fail/

https://meltdownattack.com/

tps://foreshadowattack.eu

Prime the system



Disallow direct, granular flushing of cache lines

Process isolation by security domain

••

Invoke problematic transient execution



Apply microcode patches Limit reach of user-supplied code

•••

Read side-channel



Apply coarse-grained, jittered timers Non-deterministic array access

• •

Orchestrate the attack




Time-limit, safely schedule workloads Detect and respond to suspicious workloads

https://cpu.fail/

https://meltdownattack.com/


ttps://foreshadowattack.eu/







Invoke problematic transient execution



Read side-channel



Orchestrate the attack

Expectations (review)

- Advances in offensive security research
- Continued exposure of Fastly network
- Significant improvements in HW-supplied defenses
- Malicious exploitation

Coverage of approach

- Malicious exploitation
 - → Known attacks are evaluated and prevented
- Significant improvements in HW-supplied defenses
 - → Fit into defined categories of defense
- Continued exposure of Fastly network
 - → Framework can be applied across CPU architectures and execution models
- Advances in offensive security research
 - → Mitigate risk of practical attacks while defenses are rolled out

RSA*Conference2020

Conclusion



Validate with adversarial analysis



RS/Conference2020

Thanks