

# The Dark Age of Memory Corruption Mitigations in the Spectre Era

Andrea Mambretti, IBM Research Europe - Zurich Alexandra Sandulescu, Google (formerly: IBM Research Europe - Zurich)



#### About us



#### Andrea Mambretti

System Security Research @ IBM Research Europe - Zurich PhD in Cybersecurity @ Northeastern University, Boston @m4mbr3 - https://mbr.uh

# Alexandra Sandulescu

Security @ Google

(work done previously at IBM Research Europe - Zurich)



y@m4mbr3 y@fkaasan squaa galladadadadada





Transient instructions









Transient instructions












#### blackhat






# **Background - transient execution attacks**

Transient instructions




# **Background - transient execution attacks**





# **Background - transient execution attacks**





Threat model for Speculative Execution Attacks (SEAs)



Threat model for Speculative Execution Attacks (SEAs)

<secret data>
Victim Program



## Threat model for Speculative Execution Attacks (SEAs)

Attacker Program <secret data>
Victim Program





```
/* with x out of bound attacker controlled */
int array1[size_array1];
...
```

```
if (x < size_array1) {
    array1[x] = val;
}
return:</pre>
```

⊌@m4mbr3 ⊌@fkaasan






/\* with x out of bound attacker controlled \*/
int array1[size\_array1];

```
...
if (x < size_array1) {
    array1[x] = val;
}
return:
```

y1];


```
saved RET
saved RBP
array1[size_array1-1]
array1[...]
arrav1[1]
arrav1[0]
```






saved RET	
saved RBP	
array1[size_array1 - 1	1
array1[]	
***	
array1[1]	
array1[0]	





saved RET	
saved RBP	
array1[size	_array1 - 1]
array1[]	
array1[1]	
array1[0]	





val	
saved RBP	_
array1[size_array1 - 1]	į
array1[]	_
array1[1]	
array1[0]	_





/\* with x out of bound attacker controlled \*/
int array1[size\_array1];

```
if (x < size_array1) {
    array1[x] = val;
}
return:</pre>
```

٧	ral
5	aved RBP
-	rray1[size_array1 - 1]
t	rray1[]
â	rray1[1]
2	rray1[0]





/\* with x out of bound attacker controlled \*/
int array1[size\_array1];

l	val
[	saved RBP
	array1[size_array1 - 1]
	array1[]
l	
	array1[1]
ſ	array1[0]













SPEculative CFH



















w@m4mbr3 w@fkaasan




















#### Okhat







mov rax, [rsp] mov QWORD[stored\_ret], rax mov rax, QWORD(target) mov irspl. rax clflush [stored ret] mov rax, [rsp] cmp rax, QWORD [stored\_ret] ine my\_exit

ret























Copy of RET Value

mov rax, [rsp] mov OWORD[stored\_ret], rax

erNitectural Overwell

mov rax, QWORD[target] mov [rsp], rax

ciflush [stored\_ret] Ifence

(Speculation Trigger) mov rax, [rsp] cmp rax, QWORD [stored\_ret] jne my\_exit

ret

Test architectural overwrite backward edge

Family	Architectural		Speculative	
	Fwd	Bwd	Fwd	Bwd
Intel Broadwell	99.5	94.9	99.5	98.7
Intel Skylake	97.6	98.3	98.2	92.1
Intel Coffee Lake	99.8	98.1	99.7	99.4
Intel Kabylake	99.5	95.9	100	99.5
AMD Ryzen	100	100	100	100

Success rates in % of our tests



mov rax, [rsp] mov OWORD stored retl, rax

mov rax, QWORD(target) mov irspl. rax

clflush [stored ret]

mov rax, [rsp] cmp rax, QWORD [stored\_ret]

ine my\_exit


ret

Test architectural overwrite backward edge

Family	Architectural		Speculative	
	Fwd	Bwd	Fwd	Bwd
Intel Broadwell	99.5	94.9	99.5	98.7
Intel Skylake	97.6	98.3	98.2	92.1
Intel Coffee Lake	99.8	98.1	99.7	99.4
Intel Kabylake	99.5	95.9	100	99.5
AMD Ryzen	100	100	100	100


Success rates in % of our tests






y@m4mbr3 y@fkaasan sexusa (simubketunda






¥@m4mbr3 ¥@fkaasan






y@m4mbr3 y@fkaasan specia @m-bbet-mbr






y@m4mbr2 y@fkaasan speus com-blooker-sh






y@m4mbr2 y@fkaasan speus com-blooker-sh





y@m4mbr3 y@fkaasan specia @m-bbet-mbr





y@m4mbr3 y@fkaasan sexusa (simubketunis













```
void f() {
  char buf[size];
  memcpy(buf, src, src_size);
  if (lok(canary)) {
    abort();
  }
  return;
```





```
void f() {
   char buf[size];
   memcpy(buf, src, src_size);
   if (lok(canary)) {
     abort();
   }
   return;
```

```
Attacker controlled
```



saved RET

canary

buf[1] buf[0]

buf[size - 1]



```
void f() {
                                                                            saved RBP
  char buf[size];
                                                                            canary
  memcpy(buff-src, src_size);
                                                 Stack buffer overflow
  if (!ok(canary)) {
    abort():
                                                                            buf[size - 1]
  return;
                                                                            buf[1]
                                                                            buf[0]
```

Not cached

saved RET



```
void f() {
    char buf[size];
    memcpy(bull*src, src_size);
    if (!ok(canary)) {
        abort();
    }
    return;
}
```

Not cached

ROP gadget	
saved RBP	W
canary	W
buf[size - 1]	
****	W
buf[1]	
buf[0]	W



```
void f() {
    char buf(size);
    memcpy(buf, src, src_size);
    if (!ok(<u>eanary</u>)) {
        abort();
    }
    return;
}
```

Not cached

ROP gadget	
saved RBP	W
canary	W
	7
buf[size - 1]	W
	W
buf[1]	W
buf[0]	W



```
void f() {
  char buf[size];
  memcpy(buf, src, src_size);
  if (lok(canary)) {
    abort();
  }
  return;
```

ROP gadget	W
saved RBP	W
canary	W
buf[size - 1]	W
	W
buf[1]	
buf[0]	W



```
mov rbx, QWORD[fs:0x28]
void f() {
                                             mov QWORD(stack_canary), rbx
  char buf[size];
  memcpy(buf, src, src_size);
  if (!ok(canary)) {
                                             mov rbx, QWORD[stack_canary]
    abort():
                                             je exit
                                             call_stack_chk_fail.
  return:
```

Not cached

ROP gadget	W
saved RBP	W
canary	W
	7
buf[size - 1]	W
	W
buf[1]	W
buf[0]	W



```
void f() {
  char buf[size];
  memcpy(buf, src, src_size);
  if (!ok(canary)) {
    abort();
  }
  return;
}
```


ROP gadget	W
saved RBP	W
canary	V
buf[size - 1]	
****	W
buf[1]	
buf[0]	



```
ROP gadget
                                                                             saved RBP
void f() {
  char buf[size];
                                                                             canary
  memcpy(buf, src, src_size);
  if (!ok(canary)) {
                                                                             buf[size - 1]
    abort():
  return
                                               architectural edge overwrite
                                                                             buf[1]
                                                                             buf[0]
```

Not cached
















#### Ok hat

#### **Canary eviction**




Attacker Program Attacker Program

#### lack hat











### blackhat

#### **Canary eviction**



Attacker
Program

LLC slice

LLC cache set

Attacker Program



# **Canary eviction**







# **Canary eviction**





Program



# **Canary eviction**





location









Not cached













mov rax, BYTE[victim\_addr]

shl rax, 8

add rax, base address

mov rax, QWORD(rax)





















mov rax BYTE[victim\_addr] shl rax, 8

add rax, base address

mov rax, QWORD(rax)

5770E











# olackhat

# Speculative ROP

Load victim secret

mov rax, BYTE[victim\_addr]
ret

shi rax, 8 ret

add rax, base\_address
ret

Access side-channel array entry

mov rax, QWORD(rax)

الم

Set Control Loop

d Deput Gold Sc Reces







# olackhat

# Speculative ROP

Load victim secret

mov rax, BYTE[victim\_addr]
ret

shi rax, 8 ret

add rax, base\_address
ret

Access side-channel array entry

mov rax, QWORD(rax)

Pind Eviction Se

















mov rax, BYTE[victim\_addr]

shl rax.8

add rax, base address

mov rax, QWORD(rax)



















Arbitrary memory read with a side-channel





### Arbitrary memory read with a side-channel






Victim Program







#### n eckhat



#### Ω ackhat




# ckhat



execution


#### n ack hat




execution

### Ω ackhat


**y** @m4mbr3 **y** @fkaasan



### Ω ackhat



### Ω lackhat





### Results

Local arbitrary victim memory read

Leak rate for 2-digits sized secret: 0.3 Bytes per second

100 attack runs per byte to reduce noise (shared library as side-channel array)

Works on Intel Skylake and Coffee Lake with all Spectre mitigations enabled

Slight success rate change between Ubuntu 16.04 and Ubuntu 20.04

Discussion about attack optimization and better synchronization are in our paper

y@m4mbr3 y@fkaasan suusa osiinkintimin





Golang and Rust are example of affected languages



Golang and Rust are example of affected languages

For Go: reported in Nov 2019 and discussed with Go developers fixed in Go v1.15 (-spectre flag)[1]



Golang and Rust are example of affected languages

For Go: reported in Nov 2019 and discussed with Go developers fixed in Go v1.15 (-spectre flag)[1]

For Rust: reported in Dec 2020 and currently in discussion



Golang and Rust are example of affected languages

For Go: reported in Nov 2019 and discussed with Go developers fixed in Go v1.15 (-spectre flag)[1]

For Rust: reported in Dec 2020 and currently in discussion

More details in our EuroSP 2021 paper: https://arxiv.org/abs/2003.05503





We considered both LLVM-CFI and GCC VTV control flow integrity implementations



We considered both LLVM-CFI and GCC VTV control flow integrity implementations

LLVM-CFI is **NOT** bypassable because of its design



We considered both LLVM-CFI and GCC VTV control flow integrity implementations

LLVM-CFI is NOT bypassable because of its design

GCC VTV mechanism can instead be used to start a SPEAR attack



We considered both LLVM-CFI and GCC VTV control flow integrity implementations

LLVM-CFI is NOT bypassable because of its design

GCC VTV mechanism can instead be used to start a SPEAR attack

Design choice of LLVM-CFI demonstrate how critical the implementation of these mitigations is

y@m4mbr3 y@fkaasan



We considered both LLVM-CFI and GCC VTV control flow integrity implementations

LLVM-CFI is NOT bypassable because of its design

GCC VTV mechanism can instead be used to start a SPEAR attack

Design choice of LLVM-CFI demonstrate how critical the implementation of these mitigations is

More details in our EuroSP 2021 paper: https://arxiv.org/abs/2003.05503



Mitigations - inlining instrumentation



These mitigations require instrumentation of the application



These mitigations require instrumentation of the application

Some compiler pass already exists (e.g., LLVM Speculative Load Hardening)



These mitigations require instrumentation of the application

Some compiler pass already exists (e.g., LLVM Speculative Load Hardening)

Generally, they are very hard to apply due to the trade-off coverage/overhead



These mitigations require instrumentation of the application

Some compiler pass already exists (e.g., LLVM Speculative Load Hardening)

Generally, they are very hard to apply due to the trade-off coverage/overhead

Examples:



These mitigations require instrumentation of the application

Some compiler pass already exists (e.g., LLVM Speculative Load Hardening)

Generally, they are very hard to apply due to the trade-off coverage/overhead

#### Examples:

Fencing instructions like Ifence or mfence



These mitigations require instrumentation of the application

Some compiler pass already exists (e.g., LLVM Speculative Load Hardening)

Generally, they are very hard to apply due to the trade-off coverage/overhead

#### Examples:

Fencing instructions like lfence or mfence

Branchless masking



These mitigations require instrumentation of the application

Some compiler pass already exists (e.g., LLVM Speculative Load Hardening)

Generally, they are very hard to apply due to the trade-off coverage/overhead

#### Examples:

Fencing instructions like Ifence or mfence

Branchless masking

Retpoline





Data flow analysis within the CPU pipeline with blocking of unsafe operations (e.g., NDA, STT, and Dolma)



Data flow analysis within the CPU pipeline with blocking of unsafe operations (e.g., NDA, STT, and Dolma )

New cache designs to remove side/covert channels (e.g., InvisiSpec, Usafe Speculative Loads, and CleanupSpec)

A Eugland 1 A Euglasten



Data flow analysis within the CPU pipeline with blocking of unsafe operations (e.g., NDA, STT, and Dolma )

New cache designs to remove side/covert channels (e.g., InvisiSpec, Usafe Speculative Loads, and CleanupSpec)

The latter approach protects from SPEAR only when a cache side channel is used but not other types (e.g., port contention (ccs19) or BTB (W00719))



Data flow analysis within the CPU pipeline with blocking of unsafe operations (e.g., NDA, STT, and Dolma )

New cache designs to remove side/covert channels (e.g., InvisiSpec, Usafe Speculative Loads, and CleanupSpec)

The latter approach protects from SPEAR only when a cache side channel is used but not other types (e.g., port contention (ccs19) or BTB (W00719))

Only available in future iterations of CPUs

y@m4mbr2 y@fkaasan sausas chimidali y@fkaasan





SPEAR attacks bypass mitigations and memory safety to leak confidential data



SPEAR attacks bypass mitigations and memory safety to leak confidential data

> New and old mitigations must be analyzed and possibly modified to withstand SPEAR attacks



SPEAR attacks bypass mitigations and memory safety to leak confidential data

> New and old mitigations must be analyzed and possibly modified to withstand SPEAR attacks

These attacks are complex but practical

> with new tools to aid building each attack stage, they could become more practical



SPEAR attacks bypass mitigations and memory safety to leak confidential data

> New and old mitigations must be analyzed and possibly modified to withstand SPEAR attacks

These attacks are complex but practical

> with new tools to aid building each attack stage, they could become more practical

Speculative ROP is possible and eases the task of finding a spectre v1-like side channel send gadget

y@m4mbr3 y@fkaasan semus commonwell



SPEAR attacks bypass mitigations and memory safety to leak confidential data

> New and old mitigations must be analyzed and possibly modified to withstand SPEAR attacks

These attacks are complex but practical

with new tools to aid building each attack stage, they could become more practical

Speculative ROP is possible and eases the task of finding a spectre v1-like side channel send gadget

SEAs are a significant research and industry challenge for the next decade (tools, attacks and defences)

y@m4mbr2 y@fkaasan sausaa



### References

[P30] J. Horn Tech. Report https://googleprojectzers.blogspot.com/2018/01/reading-privileged-memory-with-side.htm, 2018

IMR181 G. Maisuradze, and C. Rossine. ret2spec: Speculative execution using return stack buffers. In Proc. CCS 2018.

[KW18] V. Kiriansky and C. Waldspurger, Speculative Buffer Overflows: Attacks and Defenses, Tech. Report https://people.csail.mit.edu/ylk/spectre11.pdf. 2018

[KHGG19] P. Kocher, J. Horn, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, and Y. Yarom. Spectre Attacks: Exploiting Speculative Execution. In Proc. 54P'19.

[KKSG18] E. M. Koruyeh, K. N. Khasawneh, C. Song, and N. Abu-Ghazaleh. Spectre returns! speculation attacks ssing the return stack buffer. In Proc. WOOT18.

[ACSAC19] A. Mambretti, M. Neugschwandtner, A. Sorniotti, E. Kirda, W. Robertson, and A. Kurmus, Speculator: A tool to analyze speculative execution attacks and mitigations. In Proc. ACSAC19.

[WOOT19] A. Mambretti, A. Sandulescu, M. Neugschwandtner, A. Sorniotti, and A. Kurmus, Two methods for exploiting speculative control flow hijacks. In Proc. WOOT19.

[CCS19] A. Bhattacharyya, A. Sandsdescu, M. Neugschwandtner, A. Somiotti, B. Falsaff, M. Payer, and A. Kurmus, SMoTherSpectre: Exploiting speculative execution through port contention. In Proc. CCS 2019.

[ESAP21] A. Mambretti, A. Sandulescu, A. Sorniotti, E. Kirda, W. Robertson, and A. Kurmus, Bypassing memory safety mechanisms through speculative control flow hijacks. To appear at Euro S&P'21. Available through https://aniv.org/labs/2003.05503.2020.

[SANER21] A. Mambretti, P. Convertini, A. Somiotti, A. Sandulescu, E. Kirda, and A. Kurmus. GhostBuster: understanding and overcoming the pitfalls of transient execution vulnerability checkers. In Proc. IEEE SANER 2021

y @m4mbr2 y @fkaasan



### References

[P30] J. Horn Tech. Report https://googleprojectzers.blogspot.com/2018/01/reading-privileged-memory-with-side.htm, 2018

IMR181 G. Maisuradze, and C. Rossine. ret2spec: Speculative execution using return stack buffers. In Proc. CCS 2018.

[KW18] V. Kiriansky and C. Waldspurger, Speculative Buffer Overflows: Attacks and Defenses, Tech. Report https://people.csail.mit.edu/ylk/spectre11.pdf. 2018

[KHGG19] P. Kocher, J. Horn, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, and Y. Yarom. Spectre Attacks: Exploiting Speculative Execution. In Proc. 54P'19.

[KKSG18] E. M. Koruyeh, K. N. Khasawneh, C. Song, and N. Abu-Ghazaleh. Spectre returns! speculation attacks ssing the return stack buffer. In Proc. WOOT18.

[ACSAC19] A. Mambretti, M. Neugschwandtner, A. Sorniotti, E. Kirda, W. Robertson, and A. Kurmus, Speculator: A tool to analyze speculative execution attacks and mitigations. In Proc. ACSAC19.

[WOOT19] A. Mambretti, A. Sandulescu, M. Neugschwandtner, A. Sorniotti, and A. Kurmus, Two methods for exploiting speculative control flow hijacks. In Proc. WOOT19.

[CCS19] A. Bhattacharyya, A. Sandsdescu, M. Neugschwandtner, A. Somiotti, B. Falsaff, M. Payer, and A. Kurmus, SMoTherSpectre: Exploiting speculative execution through port contention. In Proc. CCS 2019.

[ESAP21] A. Mambretti, A. Sandulescu, A. Sorniotti, E. Kirda, W. Robertson, and A. Kurmus, Bypassing memory safety mechanisms through speculative control flow hijacks. To appear at Euro S&P'21. Available through https://aniv.org/labs/2003.05503.2020.

[SANER21] A. Mambretti, P. Convertini, A. Somiotti, A. Sandulescu, E. Kirda, and A. Kurmus. GhostBuster: understanding and overcoming the pitfalls of transient execution vulnerability checkers. In Proc. IEEE SANER 2021

y @m4mbr2 y @fkaasan