	Page 1 of 14	
CV32E40*	features and param	neters

# **CV32E40\*** FEATURES AND PARAMETERS

# Page **2** of **14** CV32E40\* features and parameters

# **Revision History**

Revision	Date	Author	Comment
v1.0_draft00	12/17/2019	A.Bink	Initial Revision

# Page **3** of **14** CV32E40\* features and parameters

# Table of contents

1	Ref	ferences	5
2		roduction	
3		atures & parameters	
4		ulp extensions	
	4.1	Post-incrementing load & store	11
	4.2	Hardware loop	11
	4.3	Bit manipulation	11
	4.4	General ALU operations	12
	4.5	Immediate branching instructions	12
	4.6	Multiply-Accumulate	13
	4.7	SIMD (renamed from 'Vectorial' to avoid confusion)	13

# Page **4** of **14** CV32E40\* features and parameters

# List of tables

Table 1 Proposed Feature List	8
Table 2 Proposed Parameter List	.10

# Page **5** of **14** CV32E40\* features and parameters

## 1 References

Reference ID	Reference Title	Comment/Location	
[RV_UNPRIVILEGED_ISA]	The RISC-V Instruction Set	https://riscv.org/specifications/	
	Manual		
	Volume I: Unprivileged ISA		
	Document Version 20190608-		
	Base-Ratified		
[RV_PRIVILEGED_ISA]	The RISC-V Instruction Set	https://riscv.org/specifications/privileged-isa/	
	Manual		
	Volume II: Privileged		
	Architecture. Document Version		
	20190608-Priv-MSU-Ratified		
[RV_DEBUG]	RISC-V External Debug Support	https://riscv.org/specifications/debug-	
	Version 0.13.2	specification/	
[RI5CY_USER_MANUAL]	RI5CY: User Manual. August	https://github.com/pulp-	
	2019. Revision 4.1	platform/riscv/blob/master/doc/user_manual.doc	
[RVI]	RISC-V Interface specification		
[CLIC]	RISC-V Core-Local Interrupt	https://github.com/riscv/riscv-fast-	
	Controller (CLIC) Version 0.9-	interrupt/blob/master/clic.adoc	
	draft-20191208		

## Page **6** of **14** CV32E40\* features and parameters

### 2 Introduction

This document describes the proposed (high-level) features and parameters of the CV32E40P and CV32E40 OpenHW RISC-V cores.

The goal of the document is to come to a common understanding of the supported and not-supported features as well as the parameter (combinations) that are required to be verified.

The (initially) proposed feature and parameter list for CV32E40P is a rather aggressive cut-down when compared to RI5CY. The primary reason for that is to align this CPU (and its verification) with the OpenHW BHAG, which has a proposed tape-out date of July 2020.

## Page **7** of **14** CV32E40\* features and parameters

### 3 Features & parameters

Table 1 shows the features that are under discussion for CV32E40P and CV32E40. For each feature the following options are possible:

#### Yes

Feature will be unconditionally implemented and verified.

#### No

Feature will not be implemented.

#### Optional

Feature inclusion depends on a hardware/RTL parameter. If the feature involves compiler support, then the compiler should be configurable (via a command line option) to include/exclude the feature as well. Optional features are fully verified. Note that optional features expand the verification space as normally all option combinations need to be verified.

#### Tentative

Feature inclusion depends on a hardware/RTL parameter. If the feature involves compiler support, then the compiler should be configurable (via a command line option) to include/exclude the feature. Tentative features are considered low priority and are allowed to be partially verified (they are the first features to be skipped if so demanded by the BHGA schedule).

#### TBD

Not decided yet.

**Table 1 Proposed Feature List** 

Feature	RI5CY	CV32E40P	CV32E40	Documentation
	 Rase instruct	ion set nlus s	 tandard inst	truction extensions
RV32I	Yes	Yes	Yes	v2.1 ([RV_PRIVILEGED_ISA] )
Zifencei extension	Yes	Yes	Yes	v2.0 ([RV_PRIVILEGED_ISA])
Zicsr extension	Yes	Yes	Yes	v2.0 ([RV_PRIVILEGED_ISA])
M extension	Yes	Yes	Yes	v2.0 ([RV_PRIVILEGED_ISA])
F extension	Optional	Tentative	Optional	v2.2 ([RV_PRIVILEGED_ISA])
Zfinx extension	Optional	TBD	TBD	Not standardized yet
C extension	Yes	Yes	Yes	v2.0 ([RV_PRIVILEGED_ISA])
B extension	No	No	Yes	TBD ([RV_PRIVILEGED_ISA] )
P extension	No	No	Yes	TBD ([RV_PRIVILEGED_ISA] )
N extension	No	No	No	Not standardized yet
Counters extension	No	Yes <sup>9</sup>	Yes <sup>9</sup>	([RV_PRIVILEGED_ISA])
		Privile	ged spec	
User mode	Optional	No	Yes	([RV_PRIVILEGED_ISA])
PMP	Optional <sup>1,4</sup>	No	Yes <sup>5</sup>	
		Xpulp instru		
Post-increment load/store	Yes	Yes	Yes	[RI5CY_USER_MANUAL]
Hardware Loop	Yes	No <sup>6</sup>	No <sup>6</sup>	[RI5CY_USER_MANUAL]
Bit Manipulation	Yes	Yes	No <sup>7</sup>	[RI5CY_USER_MANUAL]
General ALU	Yes	Yes	Yes	[RI5CY_USER_MANUAL]
Immediate branching	Yes	Yes	Yes	[RI5CY_USER_MANUAL]
SIMD	Yes	TBD <sup>13</sup>	No <sup>8</sup>	[RI5CY_USER_MANUAL]
DIEOV (	Lv		n circuitry	IDIEOV HOED MANUALI
RI5CY performance counters	Yes	No <sup>10</sup>	No <sup>10</sup>	[RI5CY_USER_MANUAL]
Advanced Processing Unit itf	Yes	No	Yes	
128-bit wide Instruction Bus itf	Optional	No	No	
RI5CY interrupt scheme <sup>2</sup>	Yes	No	No	
PULP cluster itf	Yes	No	No	
Sleep interface	No	Yes	Yes extensions	https://github.com/pulp-platform/riscv/issues/131
Stack overflow protection	No	No	Yes	https://github.com/pulp-platform/riscv/issues/183
Stack overflow protection	INU		errupts	https://github.com/puip-platform/hscv/issues/183
CLINT	No	Yes	No	
CLINT extension (MIP2, MIE2)	No	TBD	No	
CLIC	No	No	Yes	Version TBD ([CLIC])
32.3	. 10		g & Trace	TOTOLOGIA TED ([OLIO])
Debug Yes <sup>14</sup> Yes <sup>14</sup> Version 0.13.2 ([RV_DEBUG] )				
Trigger module <sup>12</sup>	No	Yes	Yes	Version 0.13.2 ([RV_DEBUG] )
Trace	No	No	Yes	Version TBD ()
			iant interfac	
RVI Instruction Bus interface	No <sup>3</sup>	Yes	Yes	([RVI])
RVI Data Bus interface	No <sup>3</sup>	Yes	Yes	([RVI])
				15
1 la DICOV (la a Lla an mara da la mal C				

<sup>&</sup>lt;sup>1</sup> In RI5CY the User mode and PMP options are tied together. It should however be possible to have a PMP on a CPU without User mode.

<sup>&</sup>lt;sup>2</sup> RI5CY proprietary interrupt scheme including secure interrupt. Proposal is to replace this by standard CLINT or CLIC.

<sup>&</sup>lt;sup>3</sup> RI5CY would be compliant if <a href="https://github.com/pulp-platform/riscv/issues/126">https://github.com/pulp-platform/riscv/issues/126</a>, <a href="https://github.com/pulp-platform/riscv/issues/126">https://github.com/pulp-platform/riscv/issues/126</a>, <a href="https://github.com/pulp-platform/riscv/issues/128">https://github.com/pulp-platform/riscv/issues/126</a>, <a href="https://github.com/pulp-platform/riscv/issues/128">https://github.com/pulp-platform/riscv/issues/126</a>, <a href="https://github.com/pulp-platform/riscv/issues/128">https://github.com/pulp-platform/riscv/issues/128</a> are solved.

<sup>4</sup> RI5CY PMP does not support MPRV and LOCK.

<sup>&</sup>lt;sup>5</sup> PMP version is TBD. Support for MPRV and LOCK is TBD.

## Page **9** of **14** CV32E40\* features and parameters

- <sup>6</sup> The reasons to propose 'no' for Hardware Loops are the expected verification effort and the associated increased interrupt latency. It is furthermore not clear yet if/how Hardware Looping can work together with trace in the future. If OpenHW decides to include Hardware Loops, then our proposal would be to make it optional (both in RTL and compiler).
- <sup>7</sup> To be replaced by RISC-V standard B extension.
- <sup>8</sup> To be replaced by RISC-V standard P extension.
- <sup>9</sup> Interface to and configurability of additional hardware performance counters (hpmcounter3(h)-hpmcounter31(h) is TBD.
- <sup>10</sup> Will be replaced by RISC-V standard counters extension plus TBD interface.
- <sup>11</sup> RVI stands for RISC-V (Bus) Interface. It is an interface with the same pinout as currently used on RISCY, but with additional rules/constraints to make it a better fit for high-performance implementations and to allow efficient (external) adapters to AMBA protocols.
- <sup>12</sup> The Trigger module is an optional part of the [RV\_DEBUG] specification, but it is essential when debugging code from ROM. Most importantly it provides hardware breakpoint functionality which is considered a must-have.
- <sup>13</sup> We are okay with excluding SIMD in order to ease the BHAG related verification schedule.
- <sup>14</sup> We are proposing to only implement/verify the abstract access and not the (also optional) program buffer.

Table 2 shows whether specific RTL parameters are present or not. Note that if a parameter is not included it does not mean that the related feature is not present; it just means that the feature is not optional. For example, CV32E40 is proposed to unconditionally include a PMP, so USE\_PMP is no longer needed as a parameter.

# Page **10** of **14** CV32E40\* features and parameters

**Table 2 Proposed Parameter List** 

Feature	RI5CY	CV32E40P	CV32E40	Legal Range
N_EXT_PERF_COUNTERS	Yes	No	No	
INSTR_RDATA_WIDTH	Yes	No (only 32-bit)	No (only 32-bit)	{32, 128}
PULP_SECURE	Yes	No (USER mode excluded)	No (USER mode included)	
N_PMP_ENTRIES	Yes	No	Yes	
USE_PMP	Yes	No (PMP excluded)	No (PMP included)	
PULP_CLUSTER	Yes	No	TBD	{0, 1}
FPU	Yes	Yes <sup>2</sup>	Yes <sup>2</sup>	{0, 1}
ZFINX <sup>1</sup>	Yes	TBD	Yes	
FP_DIVSQRT	Yes	No (controlled by FPU) <sup>2</sup>	No (controlled by FPU) <sup>2</sup>	{0, 1}
SHARED_FP	Yes	No	TBD	
SHARED_DSP_MULT	Yes	No	TBD	
SHARED_INT_MULT	Yes	No	TBD	
SHARED_INT_DIV	Yes	No	TBD	
SHARED_FP_DIVSQRT	Yes	No	TBD	
WAPUTYPE	Yes	No	TBD	
APU_NARGS_CPU	Yes	No	TBD	
APU_WOP_CPU	Yes	No	TBD	
APU_NDSFLAGS_CPU	Yes	No	TBD	
APU_NUSFLAGS_CPU	Yes	No	TBD	
DM_HALTADDRESS <sup>1</sup>	Yes	Yes	Yes	

<sup>&</sup>lt;sup>1</sup> Parameters should be all capitals. <sup>2</sup> The proposal is to redefine the FPU parameter to control both FPU and FP\_DIVSQRT inclusion.

### 4 Xpulp extensions

This chapter list the Xpulp instructions from [RI5CY\_USER\_MANUAL]. The reason to repeat them here is to discuss their grouping. E.g. some of the *general ALU instructions* (e.g. *min*, *max*) should maybe be categorized as bit manipulation instructions. For CV32E40P the grouping is not really relevant; for CV32E40 the grouping becomes relevant as the current proposal is to exclude the Xpulp *bit manipulation* and *SIMD* extensions in favor of the standard RISC-V *B* and *P* extensions.

### 4.1 Post-incrementing load & store

- Register-Immediate Loads with Post-Increment
  - p.lb rD, Imm(rs1!)
  - o p.lbu rD, Imm(rs1!)
  - o p.lh rD, lmm(rs1!)
  - o p.lhu rD, Imm(rs1!)
  - o p.lw rD, Imm(rs1!)
- Register-Register Loads with Post-Increment
  - o p.lb rD, rs2(rs1!)
  - o p.lbu rD, rs2(rs1!)
  - o p.lh rD, rs2(rs1!)
  - o p.lhu rD, rs2(rs1!)
  - o p.lw rD, rs2(rs1!)
- Register-Register Loads
  - o p.lb rD, rs2(rs1)
  - o p.lbu rD, rs2(rs1)
  - o p.lh rD, rs2(rs1)
  - p.lhu rD, rs2(rs1)
  - o p.lw rD, rs2(rs1)
- Register-Immediate Stores with Post-Increment
  - o p.sb rs2, Imm(rs1!)
  - o p.sh rs2, Imm(rs1!)
  - o p.sw rs2, Imm(rs1!)
- · Register-Register Stores with Post-Increment
  - p.sb rs2, rs3(rs1!)
  - o p.sh rs2, rs3(rs1!)
  - o p.sw rs2, rs3(rs1!)
- Register-Register Stores
  - o p.sb rs2, rs3(rs1)
  - o p.sh rs2 rs3(rs1)
  - o p.sw rs2, rs3(rs1)

### 4.2 Hardware loop

- Long Hardware Loop Setup instructions
  - o lp.starti L, uimmL
  - o Ip.endi L, uimmL
  - o lp.count L, rs1
  - o Ip.counti L, uimmL
- Short Hardware Loop Setup Instructions
  - o lp.setup L, rs1, uimmL
  - o Ip.setupi L, uimmL, uimmS

### 4.3 Bit manipulation

- Bit manipulation instructions
  - o p.extract rD, rs1, ls3, ls2
  - o p.extractu rD, rs1, ls3, ls2
  - o p.extractr rD, rs1, rs2
  - o p.extractur rD, rs1, rs2
  - o p.insert rD, rs1, ls3, ls2
  - o p.insertr rD, rs1, rs2
  - o p.bclr rD, rs1, ls3, ls2
  - p.bclrr rD, rs1, rs2
  - o p.bset rD, rs1, ls3, ls2
  - o p.bsetr rD, rs1, rs2
  - o p.ff1 rD, rs1
  - o p.fl1 rD, rs1
  - o p.clb rD, rs1
  - o p.cnt rD, rs1
  - o p.ror rD, rs1, rs2

### 4.4 General ALU operations

- General ALU operations
  - o p.abs rD, rs1
  - o p.slet rD, rs1, rs2
  - o p.sletu rD, rs1, rs2
  - p.min rD, rs1, rs2 (TBD: move to Bit Manipulation group?)
  - p.minu rD, rs1, rs2 (TBD: move to Bit Manipulation group?)
  - p.max rD, rs1, rs2 (TBD: move to Bit Manipulation group?)
  - p.maxu rD, rs1, rs2 (TBD: move to Bit Manipulation group?)
  - o p.exths rD, rs1
  - o p.exthz rD, rs1
  - o p.extbs rD, rs1
  - o p.extbz rD, rs1
  - o p.clip rD, rs1, ls2
  - o p.clipr rD, rs1, rs2
  - o p.clipu rD, rs1, ls2
  - p.clipur rD, rs1, rs2
  - o p.addN rD, rs1, rs2, ls3
  - p.adduN rD, rs1, rs2, ls3
  - o p.addRN rD, rs1, rs2, ls3
  - o p.adduRN rD, rs1, rs2, ls3
  - o p.addNr rD, rs1, rs2
  - o p.adduNr rD, rs1, rs2
  - p.addRNr rD, rs1, rs2
  - o p.adduRNr rD, rs1, rs2
  - o p.subN rD, rs1, rs2, ls3
  - o p.subuN rD, rs1, rs2, ls3
  - o p.subRN rD, rs1, rs2, ls3
  - o p.subuRN rD, rs1, rs2, ls3
  - o p.subNr rD, rs1, rs2
  - o p.subuNr rD, rs1, rs2
  - o p.subRNr rD, rs1, rs2
  - p.subuRNr rD, rs1, rs2

### 4.5 Immediate branching instructions

## Page **13** of **14** CV32E40\* features and parameters

- Immediate branching instructions
  - o p.beqimm rs1, Imm5, Imm12
  - o p.bneimm rs1, Imm5, Imm12

### 4.6 Multiply-Accumulate

- 32-Bit x 32-Bit Multiplication Operations
  - o p.mac rD, rs1, rs2
  - o p.msu rD, rs1, rs2
- 16-Bit x 16-Bit Multiplication
  - o p.muls rD, rs1, rs2
  - o p.mulhhs rD, rs1, rs2
  - o p.mulsN rD, rs1, rs2, ls3
  - o p.mulhhsN rD, rs1, rs2, ls3
  - o p.mulsRN rD, rs1, rs2, ls3
  - o p.mulhhsRN rD, rs1, rs2, ls3
  - o p.mulu rD, rs1, rs2
  - o p.mulhhu rD, rs1, rs2
  - o p.muluN rD, rs1, rs2, ls3
  - o p.mulhhuN rD, rs1, rs2, ls3
  - o p.muluRN rD, rs1, rs2, ls3
  - p.mulhhuRN rD, rs1, rs2, ls3
- 16-Bit x 16-Bit Multiply-Accumulate
  - o p.macsN rD, rs1, rs2, ls3
  - o p.machhsN rD, rs1, rs2, ls3
  - o p.macsRN rD, rs1, rs2, Is3
  - o p.machhsRN rD, rs1, rs2, Is3
  - o p.macuN rD, rs1, rs2, ls3
  - o p.machhuN rD, rs1, rs2, ls3
  - o p.macuRN rD, rs1, rs2, ls3
  - o p.machhuRN rD, rs1, rs2, ls3

## 4.7 SIMD (renamed from 'Vectorial' to avoid confusion)

- General ALU Instructions
  - pv.add[.sc,.sci]{.h,.b}
  - o pv.sub[.sc,.sci]{.h,.b}
  - pv.avg[.sc,.sci]{.h,.b}
  - o pv.avgu[.sc,.sci]{.h,.b}
  - o pv.min[.sc,.sci]{.h,.b}
  - o pv.minu[.sc,.sci]{.h,.b}
  - o pv.max[.sc,.sci]{.h,.b}
  - o pv.maxu[.sc,.sci]{.h,.b}
  - o pv.srl[.sc,.sci]{.h,.b}
  - o pv.sra[.sc,.sci]{.h,.b}
  - o pv.sll[.sc,.sci]{.h,.b}
  - o pv.or[.sc,.sci]{.h,.b}
  - pv.xor[.sc,.sci]{.h,.b}
  - o pv.and[.sc,.sci]{.h,.b}
  - o pv.abs{.h,.b}
  - o pv.extract.h
  - o pv.extract.b
  - pv.extractu.h
  - o pv.extractu.b

## Page **14** of **14** CV32E40\* features and parameters

- o pv.insert.h
- pv.insert,b

#### • Dot Product Instructions

- o pv.dotup[.sc,.sci].h
- o pv.dotup[.sc,.sci].b
- o pv.dotusp[.sc,.sci].h
- o pv.dotusp[.sc,.sci].b
- o pv.dotsp[.sc,.sci].h
- o pv.dotsp[.sc,.sci].b
- o pv.sdotup[.sc,.sci].h
- o pv.sdotup[.sc,.sci].b
- o pv.sdotusp[.sc,.sci].h
- pv.sdotusp[.sc,.sci].b
- o pv.sdotsp[.sc,.sci].h
- pv.sdotsp[.sc,.sci].b
- Shuffle and Pack Instructions
  - o pv.shuffle.h
  - o pv.shuffle.sci.h
  - o pv.shuffle.b
  - o pv.shufflel0.sci.b
  - o pv.shufflel1.sci.b
  - o pv.shufflel2.sci.b
  - o pv.shufflel3.sci.b
  - o pv.shuffle2.h
  - o pv.shuffle2.b
  - o pv.pack.h (TBD: move to Bit Manipulation group?)
  - o pv.packhi.b
  - o pv.packlo.b
- Vectorial Comparison Operations
  - pv.cmpeq[.sc,.sci]{.h,.b} rD, rs1, {rs2, lmm6}
  - o pv.cmpne[.sc,.sci]{.h,.b} rD, rs1, {rs2, lmm6}
  - pv.cmpgt[.sc,.sci]{.h,.b} rD, rs1, {rs2, lmm6}
  - pv.cmpge[.sc,.sci]{.h,.b} rD, rs1, {rs2, lmm6}
  - o pv.cmplt[.sc,.sci]{.h,.b} rD, rs1, {rs2, lmm6}
  - o pv.cmple[.sc,.sci]{.h,.b} rD, rs1, {rs2, lmm6}
  - o pv.cmpgtu[.sc,.sci]{.h,.b} rD, rs1, {rs2, lmm6}
  - o pv.cmpgeu[.sc,.sci]{.h,.b} rD, rs1, {rs2, lmm6}
  - o pv.cmpltu[.sc,.sci]{.h,.b} rD, rs1, {rs2, lmm6}
  - pv.cmpleu[.sc,.sci]{.h,.b} rD, rs1, {rs2, lmm6}