

# EE141-Spring 2012 Digital Integrated Circuits

Lecture 16 Complex CMOS - Revisited

EECS141

Lecture #16

1

#### **Administrativia**

- □ Project questions?
- □ Midterm on Friday covers wires, transistors, inverter VTC, and arithmetic
  - Review session planned for We evening.

EECS141

Lecture #16

2

### **Class Material**

- □ Last lecture
  - SRAM, Inverter delay
- □ Today's lecture
  - Optimizing complex CMOS
- □ Reading: Ch 6

EECS141 Lecture #16

# CMOS Power Dissipation



Where Does Power Go in CMOS?

Switching power

CVow Vopf (if Vsw 4 Vop)

Charging/discharging capacitors

- □ Leakage power
  - Transistors are imperfect switches
- Short-circuit power wising time and falling
   Both pull-up and pull-down on during time are important,
- □ Static currentsalways exist
  - Biasing currents, in e.g. analog, memory

EECS141 Lecture #16

### Transition Activity and Power

 $\square$  Energy consumed in N cycles,  $E_N$ :


$$E_N = C_L \bullet V_{DD}^2 \bullet n_{0 \to 1}$$


 $n_{0\rightarrow 1}$  – number of 0 $\rightarrow$ 1 transitions in *N* cycles


$$P_{avg} = \lim_{N \to \infty} \frac{E_N}{N} \cdot f = \left( \lim_{N \to \infty} \frac{n_{0 \to 1}}{N} \right) \cdot C_L \cdot V_{DD}^2 \cdot f$$


$$\alpha_{0\to 1} = \lim_{N\to\infty} \frac{n_{0\to 1}}{N}$$
 in a clock cycle


$$P_{avg} = \alpha_{0 \to 1} \cdot C_L \cdot V_{DD}^2 \cdot f Clock$$






























# **Analyzing and Optimizing Complex CMOS Gates**

- □ Techniques very similar to the inverter case
- □ Logical Effort technique as the means for gate sizing and topology optimization
- □ However ... some other things to be aware of!










### $t_p$ as a Function of Fan-In and Fan-Out

- □ Fan-in: quadratic due to increasing resistance and capacitance
- □ Fan-out: each additional fan-out gate adds two gate capacitances to C<sub>L</sub>

$$t_p = a_1FI + a_2FI^2 + a_3FO$$

### Fast Complex Gates: Design Technique 1

- □ Transistor sizing
  - as long as fan-out capacitance dominates
- □ Progressive sizing



EECS141

EECS141

Distributed RC line

M1 > M2 > M3 > ... > MN (the FET closest to the output is the smallest)


Can reduce delay by more than 20%; Be careful: input loading, junction caps, decreasing gains as technology shrinks

Lecture #16


23

## Fast Complex Gates: Design Technique 2

□ Transistor ordering




delay determined by time to discharge  $C_L$ ,  $C_1$  and  $C_2$ 



delay determined by time to discharge  $\boldsymbol{C}_{\!\scriptscriptstyle L}$ 

Lecture #16

24





□ Isolating fan-in from fan-out using buffer insertion



# Fast Complex Gates: Design Technique 5


□ Reducing the voltage swing

$$t_{pHL}$$
 = 0.5 ( $C_L V_{DD}$ ) /  $I_{DSATn}$ 


= 
$$0.5 (C_L V_{swing}) / I_{DSATn}$$

- linear reduction in delay
- also reduces power consumption
- □ But the following gate is slower!
- □ Or requires use of "sense amplifiers" on the receiving end to restore the signal level (memory design)

EECS141 Lecture #16 27



**CMOS Layout** 



### Cell Design

- □ Standard Cells
  - General purpose logic
  - Used to synthesize RTL/HDL
  - Same height, varying width
- □ Datapath Cells
  - For regular, structured designs (arithmetic)
  - Includes some wiring in the cell

