

# EE141-Spring 2012 Digital Integrated Circuits

Lecture 10 capacitors and inverters

EECS141


Lecture #11


1

#### **Administrativia**

- □ Midterm to be graded early next week on Tuesday – Scores will be available next Wednesday
- □ Project to be launched next week


EECS141 Lecture #11






EE141

The dynamic response of a MOSFET transistor is a sole function of the time it takes to (dis)charge the parasitic capacitances that are intrinsic to the device, and the extra capacitance introduced by the interconnecting lines (and are the subject of Chapter 4). They originate from three sources: the basic MOS structure, the channel charge, and the depletion regions of the reverse-biased pn-junctions of drain and source. Aside from the MOS structure capacitances, all capacitors are nonlinear and vary with the applied voltage.






#### **Gate Capacitance**


□ Capacitance (per area) from gate across the oxide is W·L·C<sub>ox</sub>, where  $C_{ox}$ =ε<sub>ox</sub>/ $t_{ox}$ 

ox=oxide,t=thickness

EECS141 Lecture #11



The source and drain diffusion should end right at the edge of the gate oxide. In reality, both source and drain tend to extend somewhat below the oxide by an amount xd, called the lateral diffusion. Hence, the effective channel of the transistor L becomes shorter than the drawn length Ld (or the length the transistor was originally designed for) by a factor of  $\Delta L = 2xd$ . It also gives rise to a parasitic capacitance between gate and source (drain) that is called the overland the transfer of the control of the con




xd is a technology-determined parameter,  $C_O = C_{ox} \cdot x_d$  Co is the overlap capacitance per unit transistor width.


Off/Lin/Sat  $\rightarrow$  C<sub>GSO</sub> = C<sub>GDO</sub> = C<sub>O</sub>·W The gate of the MOS transistor is isolated from the conducting channel by the gate oxide that has a capacitance per unit area equal to  $Cox = \varepsilon ox / tox$ . The total value of this capacitance is called the gate capacitance Cg and can be decomposed into two elements one part of Cg contributes to the channel charge, another paffGS140lely due to the topological stleeture10f the transistor


Top view

### **Gate Fringe Capacitance** between gate and drain exists fringing capacitance, 一般会被包含在Coverlap中 Fringing fields **Cross section** C<sub>OV</sub> not just from metallurgic overlap – get fringing fields too ■ Typical value: ~0.2fF·W(in µm)/edge 10 EECS141 Lecture #11


EE141








#### Transistor in Saturation Region (cont'd)




- Drain voltage no longer affects channel charge
   Set by source and V<sub>DS\_sat</sub>
- If change in charge is 0, C<sub>GCD</sub> = 0

EECS141 Lecture #11 15

### Gate Capacitance



$$C_{gate}$$
 vs.  $V_{GS}$  (with  $V_{DS} = 0$ )



 $\boldsymbol{C}_{\text{gate}}$  vs. operating region

Average EGS 41 ibution of channel capacitan cecture #06 transistor for differen 6 operation regions

Operation Region	$C_{GCB}$	$C_{GCS}$	$C_{GCD}$ $C_{GC}$		$C_G$	
Cutoff	$C_{ox}WL$	0	0	$C_{ox}WL$	$C_{ox}WL + 2C_{o}W$	
Resistive	0	$C_{ox}WL/2$	$C_{ox}WL/2$	$C_{ox}WL$	$C_{ox}WL + 2C_{o}W$	8
Saturation	0	$(2/3)C_{ox}WL$	0	$(2/3)C_{ox}WL$	$(2/3)C_{ox}WL + 2C_{o}W$	

#### EE141

Cj is the junction capacitance per unit area as given by ebook:72 Eq. (3.9). As the bottom-plate junction is typically of the abrupt type, the grading coefficient m approaches 0.5.

Diffusion Capacitance

The bottom-plate junction, which The detailed below picture shows that the junction consists of two components: (with doping ND) and the substrate Bottom with doping NA.The total depletion Side wall Area cap region capacitance for this component equals  $-C_{bottom} = C_j \cdot L_s \cdot W$ Source

The side-wall junction, formed by the source region with doping ND and the p+ channel-stop implant with doping level NA+.

is formed by the source region

Sidewalls - Perimeter cap

 $-C_{sw} = C_{isw} \cdot (2L_S + W)$  $\chi_i$ , the junction depth, is a technology parameter

**Bottom** Channel  $L_{S}$ Substrate

 $N_D$ 

Cdiff=Cbottom+Csw=Cj\*AREA+Cjsw\*PERIMETER

Giving: is a capacitance per unit perimeter GateEdge


 $-C_{qe} = C_{iqate} \cdot W$ 

- Usually automatically included in the SPICE model

EECS141

Lecture #10

In general, it can be stated that the contribution of diffusion capacitances is at most equal, and very often substantially smaller than the gate capacitance.



Linearizing the Junction Capacitance
Since all these capacitances are small-signal capacitances, we normally linearize them and

use average capacitances along the lines of ebook:73 Eq. (3.10).

Replace non-linear capacitance by

large-signal equivalent linear capacitance

which displaces equal charge over voltage swing of interest

$$C_{eq} = \frac{\Delta Q_j}{\Delta V_D} = \frac{Q_j(V_{high}) - Q_j(V_{low})}{V_{high} - V_{low}} = K_{eq}C_{j0}$$
 的电容.

$$K_{eq} = \frac{-\phi_0^m}{(V_{high} - V_{low})(1-m)} [(\phi_0 - V_{high})^{1-m} - (\phi_0 - V_{low})^{1-m}]$$

$$\sqrt{\text{pp}} \frac{\sqrt{\text{pp}}}{2} \left( \sqrt{-\gamma} \right)$$

EECS141

#### Capacitance Model Summary

- Gate-Channel Capacitance

   C<sub>GC</sub> ≈ 0 Cox W Leff

   C<sub>GC</sub> = C<sub>ox</sub>·W·L<sub>eff</sub>

   50% G to S, 50% G to D

 $(|V_{GS}| < |V_T|)$ (Linear)

■ C<sub>GC</sub> = (2/3)·C<sub>ox</sub>·W·L<sub>eff</sub> - 100% G to S

(Saturation)

- □ Gate Overlap Capacitance
  - $C_{GSO} = C_{GDO} = C_{O} \cdot W$

(Always)

- □ Junction/Diffusion Capacitance
  - $C_{diff} = C_i \cdot L_S \cdot W + C_{isw} \cdot (2L_S + W) + C_{iq}W$ (Always)

EECS141

Lecture #10

20

### Capacitances in 0.25 $\mu m$ CMOS Process

	$C_{ox}$ (fF/ $\mu$ m <sup>2</sup> )	$C_{\mathcal{O}}$ (fF/ $\mu$ m)	$\frac{C_j}{( ext{fF}/ ext{ ext{m}}^2)}$	$m_j$	$\phi_b$ $(V)$	C <sub>jsw</sub> (fF/μm)	$m_{jsw}$	$egin{array}{c} egin{array}{c} \egin{array}{c} \egin{array}{c} \egin{array}{c} \egin{array}{c} \egin{array}{$
NMOS	6	0.31	2	0.5	0.9	0.28	0.44	0.9
PMOS	6	0.27	1.9	0.48	0.9	0.22	0.32	0.9


EECS141 Lecture #10 21

## CMOS Inverter VTC



EECS141 Lecture #10 22

#### The CMOS Inverter



Transfer tresponse is dominated mainly by the output capacitance of the gate, CL, which is composed of the drain diffusion capacitances of the NMOS and PMOS transistors, the capacitance of the connecting wires, and the input capacitance of the fancout gates.

of the connecting wires, and the input capacitances of the fan-out gates.

The gate response time(RpCL) is simply determined by the time it takes to charge the capacitor CL through the resistor Rp. Hence, a fast gate is built either by keeping the output capacitance small or by decreasing the on-resistance of the transistor. The latter is achieved by increasing the W/L ratio of the device. The reader should be aware that the on-resistance of the NMOS and PMOS transistor is not constant, but is a nonlinear function of the voltage across the transistor.

#### **PMOS Load Lines**

EECS141


EECS141 Lecture #10 24

The nature and the form of the voltage-transfer characteristic (VTC) can be graphically deduced by superimposing the current characteristics of the NMOS and the PMOS devices. Such a graphical construction is traditionally called a load-line plot. It requiresthat the I-V curves of the NMOS and PMOS devices are transformed onto a common coordinate set.


#### **PMOS Load Lines**

ebook:163


- $\Box$  For DC VTC,  $I_{Dn} = I_{Dpand \ PMOS \ devices, \ respectively}$ 
  - Graphically, looking for intersections of NMOS and PMOS IV characteristics
- □ To put IV curves on the same plot, PMOS IV is "flipped" since  $|V_{DSp}| = V_{DD} V_{out}$ 
  - Also,  $|V_{GSp}| = V_{dd} V_{in}$




EECS141 Lecture #10 25




For a dc operating points to be valid, the currents through the NMOS and PMOS devices must be equal. Graphically, this means that the dc points must be located at the intersection of corresponding load lines. A number of those points (for Vin = 0, 0.5, 1, 1.5, 2, and 2.5 V) are marked on the graph. All operating points are located either at the high or low output levels. The VTC of the inverter hence exhibits a very narrow transition zone. This results from the high gain during the switching transient, when both NMOS and PMOS are simultaneously on, and in saturation. In that operation region, a small change in the input voltage results in a large output variation. This result has been shown below VTC figure.



The switching threshold, VM, is defined as the point where Vin = Vout. Its value can be obtained graphically from the intersection of the VTC with the line given by Vin = Vout. In this region, both PMOS and NMOS are always saturated, since VDS = VGS.




An analytical expression for VM is obtained by equating the currents through the transistors. We solve the case where the supply voltage is high so that the devices can be assumed to be velocity-saturated (or VDSAT < VM - VT). We furthermore ignore the channel length modulation effects




工作电压变低,能对VTC产生一定的正面影响,但是可能会导致电路对器件的参数和外部噪声变得敏感。

The gain of the inverter in the transition region actually increases with a reduction of the supply voltage!



栅极在很宽的工作条件范围内保持功能。



Impact of device variations on static CMOS inverter VTC. The "good" device has a smaller oxide thickness (- 3nm), a smaller length (-25 nm), a higher width (+30 nm), and a smaller threshold (-60 mV). The opposite is true for the "bad" transistor.

