


## EE141-Spring 2012 Digital Integrated Circuits

Lecture 3 Metrics (Cntd) IC Manufacturing

EECS141 Lecture #3

#### **Administrativia**

- □ Labs start next week be prepared
- □ Homework #1 is due next Wednesday




### Design Metrics: Reliability


EECS141 Lecture #3

#### Noise and Digital Systems


- □ Circuit needs to works despite "analog" noise
  - Digital gates can reject noise
  - This is actually how digital systems are defined
- □ Digital system is one where:
  - Discrete values mapped to analog levels and back
  - All the elements (gates) can reject noise
    - For "small" amounts of noise, output noise is less than input noise
  - Thus, for sufficiently "small" noise, the system acts as if it was noiseless


# Noise Rejection ■ To see if a gate rejects noise ■ Look at its DC voltage transfer characteristic (VTC) ■ See what happens when input is not exactly 1 or 0 ■ Ideal digital gate: ■ Noise needs to be larger than V<sub>DD</sub>/2 to have any effect on gate output Gain = 0 V<sub>DD</sub>/2 V<sub>DD</sub> V<sub>ID</sub> EECS141 Lecture #3 5






nature noise suppression or regeneration:噪声对输入的干扰使得反相器的输出 和没有噪声干扰时相比,变得更好了。如果是理想的反相器(指gain=0),噪声的加 人甚至对输出没影响,或者讲输出时会被消除。然而模拟电路的放大器会使输入的噪声 越来越大。这也是数字电路为什么如此强大的原因。








#### Key Reliability Properties

- □ Absolute noise margin values are not the only things that matter
  - e.g., floating (high impedance) nodes are more easily disturbed than low impedance nodes (in terms of voltage)
- □ Noise immunity (i.e., how well the gate suppresses noise sources) needs to be considered too
- □ Summary of some key reliability metrics:
  - Noise transfer functions & margin (ideal: gain = ∞, margin = V<sub>dd</sub>/2)
  - Output impedance (ideal: R<sub>o</sub> = 0)
  - Input impedance (ideal: R<sub>i</sub> = ∞)



#### **Example:** An Old-time Inverter

$$\Box V_{OH} = 3.6 V$$

$$\Box V_{OL} = 0.4 V$$

$$\Box V_{/L} = 0.6V$$

$$\Box V_{IH} = 2.3V$$


$$\square NM_H = V_{OH} - V_{IH} = 1.3V$$


$$\square NM_L = V_{IL} - V_{OL} = 0.2V$$


EECS141 Lecture #3


#### Summary

- □ Understanding the design metrics that govern digital design is crucial
  - We discussed cost and reliability so far
- □ Key design messages so far:
  - Keep chip area as small as possible
  - Pick design styles and parameters so that noise margins are reasonable










# A First-Order RC Network $v_{out}(t) = (1 - e^{-t/\tau}) V_{\text{effinitive}}$ $v_{\text{out}}(t) = (1 - e^{-t/\tau}) V_{\text{effinitive}}$ $v_{\text{electric}}$ $v_{\text{electr$

Important model - matches delay of an inverter

Lecture #3

19

EECS141



#### **Power Dissipation**

Instantaneous power:

$$p(t) = v(t)i(t) = V_{supply}i(t)$$

 $Peak\ power$ : 从电池/源可提供的最大功率考虑,我们必须保证电源可提供的最大功率大于等于芯片的峰值功率。其实  $P_{peak} = V_{supply} I_{peak}$ 

Average power: 从电池续航角度考虑,我们更关心平均功率。平均功率还决定了热耗散。

$$P_{ave} = \frac{1}{T} \int_{t}^{t+T} p(t) dt = \frac{V_{supply}}{T} \int_{t}^{t+T} i_{supply}(t) dt$$

EECS141 Lecture #3 2

#### "Power-Delay" and Energy-Delay

- Want low power and low delay, so how about optimizing the product of the two?
  - So-called "Power-Delay Product"




It stands for the average energy consumed per switching event.

- □ Power Delay is by definition Energy
  - Optimizing this pushes you to go as slow as possible
- □ Alternative gate metric: Energy-Delay Product
  - EDP =  $(P_{av} \cdot t_p) \cdot t_p = E \cdot t_p$

It measures the energy needed to switch the the gate, which is an important property for sure.

#### Energy in CMOS




- $\Box$  The voltage on C<sub>I</sub> eventually settles to V<sub>DD</sub>
- fill Thus, charge stored on the capacitor is  $C_L V_{DD}$ 
  - This charge has to flow out of the power supply 电荷,充电量
- □ So, energy is just  $Q \cdot V_{DD} = (C_L V_{DD}) \cdot V_{DD}$

降低电压减少芯片能耗,因为电压在芯片能耗公式中存在平方。

EECS141 Lecture #3 23

#### Energy (the harder way)




$$E_{0 o 1} = \int\limits_{0}^{T} P_{DD}(t) dt = V_{DD} \int\limits_{0}^{T} i_{DD}(t) dt = V_{DD} \int\limits_{0}^{V_{DD}} C_L dv_{out} = C_L V_{DD}^2$$
 
$$E_C = \int\limits_{0}^{T} P_C(t) dt = \int\limits_{0}^{T} v_{out} i_L(t) dt = \int\limits_{0}^{V_{DD}} C_L v_{out} dv_{out} = \frac{1}{2} C_L V_{DD}^2$$
 一半能量被消耗在热耗散中。如果放电的话,剩余那一半能量(电容器上所存储的能量)也会被消耗在热耗散中。

$$E_{C} = \int_{0}^{T} P_{C}(t) dt = \int_{0}^{T} v_{out} i_{L}(t) dt = \int_{0}^{V_{DD}} C_{L} v_{out} dv_{out} = \frac{1}{2} C_{L} V_{DD}^{2}$$


#### Summary


- □ Understanding the design metrics that govern digital design is crucial
  - Cost
  - Robustness
  - Performance/speed
  - Power and energy dissipation


EECS141 Lecture #3 25




Intermezzo:
Design Rules









#### Design Rules

- □ Interface between designer and process engineer
- □ Guidelines for constructing process masks
- □ Unit dimension: Minimum line width
  - scalable design rules: lambda parameter

如3lambda, lambda

■ absolute dimensions (micron rules) a unit should be absolute dimensions (micron rules) should be a unit should be a unit


CD=minimum feature size=critical dimension


EECS141 Lecture #3


#### Design Rules three rules


- □ Intra-layer rule
  - Widths, spacing, area between objects on the same layer
- □ Inter-layer rule
  - Enclosures, distances, extensions, overlaps
- □ Special rules (sub-0.25µm)
  - Antenna rules, density rules, (area)


EECS141 32 Lecture #3





























#### **Next Lecture**

□ From simple to more complex gates ...