

The dynamic response of a MOSFET transistor is a sole function of the time it takes to (dis)charge the parasitic capacitances that are intrinsic to the device, and the extra capacitance introduced by the interconnecting lines (and are the subject of Chapter 4). They originate from three sources: the basic MOS structure, the channel charge, and the depletion regions of the reverse-biased pn-junctions of drain and source. Aside from the MOS structure capacitances, all capacitors are nonlinear and vary with the applied voltage.

lateral diffusion

between gate and drain exists fringing capacitance, 一 锯 斤 拷 岂 伙 拷 锯 斤 拷 锯 斤 拷 锯

Average distribution of channel capacitance of MOS transistor for different operation regions

, the junction depth, is a technology parameter

is a capacitance per unit perimeter

$$C_{diff} = C_{bottom} + C_{sw} = C_j * AREA + C_{jsw} * PERIMETER$$

In general, it can be stated that the contribution of diffusion capacitances is at most equal, and very often substantially smaller than the gate capacitance.

SPICE 模拟器 Simulation program with integrated circuit emphasis

Since all these capacitances are small-signal capacitances, we normally linearize them and use average capacitances along the lines of [ebook:73](#) Eq. (3.10).

Transient response is dominated mainly by the output capacitance of the gate, C_L , which is composed of the drain diffusion capacitances of the NMOS and PMOS transistors, the capacitance of the connecting wires, and the input capacitance of the fan-out gates. The gate response time ($R_p C_L$) is simply determined by the time it takes to charge the capacitor C_L through the resistor R_p . Hence, a fast gate is built either by keeping the output capacitance small or by decreasing the on-resistance of the transistor. The latter is achieved by increasing the W/L ratio of the device. The reader should be aware that the on-resistance of the NMOS and PMOS transistor is not constant, but is a nonlinear function of the voltage across the transistor.

The nature and the form of the voltage-transfer characteristic (VTC) can be graphically deduced by superimposing the current characteristics of the NMOS and the PMOS devices. Such a graphical construction is traditionally called a load-line plot. It requires that the I-V curves of the NMOS and PMOS devices are transformed onto a common coordinate set.

ebook:163

the subscripts n and p denote the NMOS and PMOS devices, respectively

Load curves for NMOS and PMOS transistors of the static CMOS inverter ($V_{DD} = 2.5 \text{ V}$). The dots represent the dc operation points for various input voltages

For a dc operating points to be valid, the currents through the NMOS and PMOS devices must be equal. Graphically, this means that the dc points must be located at the intersection of corresponding load lines. A number of those points (for $V_{in} = 0, 0.5, 1, 1.5, 2$, and 2.5 V) are marked on the graph. All operating points are located either at the high or low output levels. The VTC of the inverter hence exhibits a very narrow transition zone. This results from the high gain during the switching transient, when both NMOS and PMOS are simultaneously on, and in saturation. In that operation region, a small change in the input voltage results in a large output variation. This result has been shown below VTC figure.

VTC of static CMOS inverter, derived from above figure ($V_{DD} = 2.5\text{ V}$). For each operation region, the modes of the transistors are annotated 截止 (off), resistive, or saturated.

The switching threshold, V_M , is defined as the point where $V_{in} = V_{out}$. Its value can be obtained graphically from the intersection of the VTC with the line given by $V_{in} = V_{out}$. In this region, both PMOS and NMOS are always saturated, since $V_{DS} = V_{GS}$.

Simulated inverter switching threshold versus PMOS/NMOS ratio (0.25 截止 CMOS, $V_{DD} = 2.5\text{ V}$)

V_M is relatively insensitive to variations in the device ratio. This means that small variations of the ratio (e.g., making it 3 or 2.5) do not disturb the transfer characteristic that much. It is therefore an accepted practice in industrial designs to set the width of the PMOS transistor to values smaller than those required for exact symmetry.

An analytical expression for V_M is obtained by equating the currents through the transistors. We solve the case where the supply voltage is high so that the devices can be assumed to be velocity-saturated (or $V_{DSAT} < V_M - V_T$). We furthermore ignore the channel length modulation effects

assuming identical oxide thicknesses for PMOS and NMOS transistors. For large values of V_{DD} (compared to threshold and saturation voltages), V_M can be simplified:

V_M 为 $1/2V_{DD}$ 时
也要

低电平

低电平

To achieving sufficient gain for use in a digital circuit, it is necessary that the supply must be at least a couple times $=kT/q$ ($=25$ mV at room temperature), the thermal voltage introduced in Chapter 3

银斤拷银斤拷银斤拷压银斤拷停银斤拷芷银紺TC银斤拷银斤拷一银斤拷银斤拷银斤拷银斤拷影银届，银/

The gain of the inverter in the transition region actually increases with a reduction of the supply voltage!

consider about the power

Reducing VDD improves the gain.. but it deteriorates for very-low supply voltages.

银斤拷态银斤拷银斤拷银斤拷银斤拷银斤拷银斤拷银斤拷氢砷拷宸达拷银斤拷银斤拷银街憋拷银斤拷银斤拷远银斤拷些银戒化指银斤拷银斤拷银较度凤拷围银较较达拷银斤拷银斤拷实银斤拷银斤拷银斤拷银斤拷银斤拷牟银

Good PMOS
Bad NMOS

Good NMOS
Bad PMOS

Impact of device variations on static CMOS inverter VTC. The 银斤拷good银斤拷 device has a smaller oxide thickness (-3 nm), a smaller length (-25 nm), a higher width ($+30$ nm), and a smaller threshold (-60 mV). The opposite is true for the 银斤拷bad银斤拷 transistor.

