

EE141-Spring 2012 Digital Integrated Circuits

Lecture 20 Sequential Circuits

EECS141

Lecture #20

1

Administrativia

- □ Phase 2 due next We!
- □ Phase 1 graded.
- □ Do not forget homeworks.


EECS141 Lecture #20 2

Phase 1


- Many groups converged to similar solution
 - Parallel carry-select adders for |a-b|
 - Comparator tree
 - Simple decoder
 - Leading to worst-case delay of ~ 1 nsec
- ☐ Hard to do better however
 - Not very regular
 - Hard to scale to larger arrays


EECS141 Lecture #20


DISSION OF NEURAL ASSOCIATIVE MINIORY Plane I | To minimize delay we collader A - B and B - A in pacified and choose the positive one hand of the exposure of the substitute of company has been associated as two structures of company has been associated as two structures of company has been associated as two structures of company has been associated to the correct flag and ship of the company company has been company has been company has been associated to the correct flag and the choose he correct flag as the choose he correct flag in the structure of company has been associated to the correct flag and the choose he correct flag in the company has been associated to the correct flag and the correct flag in the structure of company has been associated to the correct flag and the correct flag in the company has been associated to the correct flag in the correct flag in the substitute of the correct flag in the correct flag in





Project Phase 1 (1/3 of the grade) Average: 7.93 Median: 8.38 StdDev: 1.86





































Why Sequencing?

Two key (related) reasons that we need sequencing:


(1) Need to know when we are finished with a job

EECS141 Lecture #20 20

Why Sequential Logic?

Two key (related) reasons that we need sequencing:


(2) Need to order events (aligning fast and slow)





EECS141 Lecture #20 2


Latch versus Register (Flip-flop)


- Latch: level-sensitive clock is low - hold mode clock is high - transparent
- Register: edge-triggered stores data when clock rises













Pseudo-Static Latch



EECS141 Lecture #20 27


Mux-Based Latches

Negative latch (transparent when CLK= 0)



$$Q = Clk \cdot Q + \overline{Clk} \cdot In$$

Positive latch (transparent when CLK= 1)





$$Q = \overline{Clk} \cdot Q + Clk \cdot In$$

EEE \$1411


Lecture #20

28






The race problem EECS141 Lecture #20 31



Master-Slave (Edge-Triggered) Register




Two opposite latches trigger on edge Also called master-slave latch pair

EECS141 Lecture #20 33

Master-Slave Register

Multiplexer-based latch pair



EECS141 Lecture #20 34

