

EE141-Spring 2012 Digital Integrated Circuits

Lecture 4
Design Rules
Switch Logic


EECS141 Lecture #4


Administrativia


- □ Labs on Mo and We (next week)
 - Everyone should have an EECS instructional account
- □ Homework #1 due on Monday


Summary


- □ Last Lecture
 - Metrics
- □ Today's Lecture
 - Switch model










































Building an Inverter with Switches











CMOS Inverter: DC Properties

- $\Box V_{OH} = V_{DD} = 2.5 \text{V}$
- $\Box V_{OL} = 0V$
- $\Box V_{M} = 1.2V$
- $\Box V_{/L} = 1.05 V$
- $\Box V_{IH} = 1.45V$
- $\square N_{MH} = 1.05 V$
- $\square N_{ML} = 1.05 V$

EECS141 Lecture #4 23

The Switch Revisited $|V_{GS}| \geq |V_T|$ 事实上这里的静态电流和静态功耗均是指漏电流和漏电功耗 steady-state=static=switch is not activity or changing.





开关状态nmos管:输入高电平,输出低电平输入低电平,输出高阻开关状态pmos管:输入高电平,输出高阳等入低电平,输出高电平 中个mos逻辑:

中个mos逻辑:
输入低电平时:nmos高阻,靠上拉电阻(如10k连接到电源)提供高电平 输入高电平时:nmos输出低电平,输出端对地电阻10欧姆左右。此时,电源对地大概存在一个10k电阻,一直有电流消耗。 单个pmos管,与单个mos相似。提供电平方式交换了,电阻接地提供低电平,pmos提供高电平。高电平时,电源对地有一个电流cmos电路: 输入高电平时:nmos对地连通,pmos对电源高阻,电源对地没有电流消耗 输入低电平时:nmos对地高阻,pmos对电源连接,同样没有电流消耗 输入低电平时:nmos对地高阻,pmos对电源连接,同样没有电流消耗 由于nmos使用电子做载流子,pmos使用空穴做载流子,在同样电场下,空穴移动速度低于电子。 即向沟道电导率大于p沟道电导率,所以在同样的几何参数情况下,nmos的导通电阻R在数字电路中,上升沿和下降沿时间约为38C(尽管子的导通电阻,C是负载电容),因此使用同样几何参数pmos和nmos的cmos电路,下降沿快于上升沿(nmos驱动下降沿,pmos驱动上升沿)

CMOS Properties 「Full rail-to-rail swing_{VL=0}, vH=VDD指电压変化由の変为vDD或由vDD変为o. Symmetrical VTC Propagation delay function of load capacitance and resistance of transistors No static power dissipation因为PMOS和NMOS互补 Direct path current during switching 因为电压变化是存在坡度的,因此存在一个电压区间(或电压变化时间)使得PMOS和NMOS都是连通的,此时VDD和ground直接相连从而造成电源的能量直接流失在ground中而不对任何电容充电,例如VDD-VTP 这一电压值。减少这种浪费的方法是加快PMOS和NMOS开关的转换或者开合速度。 EECS141

当输出由0变为1时,CL开始充电,其中一半的电能耗散在热能中,另一半的电能存储在CL中,当输出由1变为0时,CL放电,把自身存储的电能释放,转换成热能进行耗散,此时电源VDD断开连接,因此P与输出由1变为0无关,电源损失的能量也与输出由1变为0无关。


Impact on Reliability? 降低电压会使noise margin以2倍速度减少。不过,来自电路内部的耦合电容噪音也会随之缩小。电源电压噪声也会缩小,但部分噪声不变。



Impact on Power/Energy EECS141 Lecture #4 30

tage? four

The Next Question: Inverter Chain



- \square For some given C_I :
 - How many stages are needed to minimize delay? two
 - How to size the inverters?


第一个反相器的尺寸最小,接着从左往右的反相器依次递增。

□ Anyone want to guess the solution?

EECS141 Lecture #4 31

Careful about Optimization Problems

- □ Get fastest delay if build one **very** big inverter
 - So big that delay is set only by self-loading



- □ Likely not the problem you' re interested in
 - Someone has to drive this inverter...

Engineering Optimization Problems in General

- □ Need to have a set of constraints
- □ Constraints key to:
 - Making the result useful
 - Making the problem have a 'clean' solution
- □ For sizing problem:
 - Need to constrain size of first inverter

EECS141 Lecture #4 33

Delay Optimization Problem #1

- □ You are given:
 - A fixed number of inverters
 - The size of the first inverter
 - The size of the load that needs to be driven
- □ Your goal:
 - Minimize the delay of the inverter chain
- □ Need model for inverter delay vs. size

PMOS的size/wide一般是NMOS的两倍,这样才可以使这两个transistor的电阻相同。 单位面积的电容由氧化物的厚度决定。增加较薄的氧化物的厚度的stages和改变transistor的电阻数值一样。 因此,结果是单位面积的电容都是一样的,但是PMOS的电容是栅极的两倍。 栅极的单位面积的电容=栅极的单位长度电容=栅极的单位宽度电容=Cg=单位面积电容=漏极/源极的单位面积电容

#核単位面积的电容由構被面积和単位面积电容决定


Inverter Delay


Delay: $t_{pHL} = (\ln 2) R_N C_L$ $t_{pLH} = (\ln 2) R_p C_L$ Assume we want equal rise/fall delays $t_{pHL} = t_{pLH}$ Need approximately equal resistances, $R_N = R_P$ PMOS approximately 2 times larger resistance for same size;

Must make PMOS 2 times wider, $W_P = 2W_N = 2W$ $t_p = (\ln 2) (R_{inv} W) C_L$ with R_{inv} resistance of minimum size NMOS 図为device是NMOS的W语意,所以其阻值是NMOS的IW。

Loading on the previous stage: $C_{in} = WC_{ginv} = W(3C_G)$ EECS141

Lecture #4pg = 2 CN s





Delay Formula

$$Delay \sim R_W \left(C_{int} + C_L \right)$$

$$t_p = kR_W C_{\rm in} \left(C_{\rm int} / C_{in} + C_L / C_{in} \right) = t_{inv} \left(\gamma + f \right)$$

$$\text{question} \quad \text{unitaria} \quad$$

$$C_{int} = \gamma C_{in} (\gamma \approx 1 \text{ for CMOS inverter})$$

 $f = C_I/C_{in} - \text{electrical fanout}$

 $t_{\rm inv} = kR_{\rm min}C_{\rm ginv}$ =the delay of the minimum inverter without any CL

 t_{inv} is independent of sizing of the gate!!!