



## *EE141-Spring 2012 Digital Integrated Circuits*

### Lecture 20 Sequential Circuits

EECS141

Lecture #20

1

## *Administrativa*

- ☐ Phase 2 due next We!
- ☐ Phase 1 graded.
- ☐ Do not forget homeworks.

EECS141

Lecture #20

2

## Phase 1

### □ Many groups converged to similar solution

- Parallel carry-select adders for  $|a-b|$
- Comparator tree
- Simple decoder
- Leading to worst-case delay of  $\sim 1$  nsec

### □ Hard to do better – however

- Not very regular
- Hard to scale to larger arrays

## Example of good report

DESIGN OF NEURAL ASSOCIATIVE MEMORY Phase 1 1




Figure 1: High-Level Schematic

### 0.1 Logic and Schematic

To minimize delay, we calculate  $A + B$  and  $B - A$  in parallel and choose the positive one based on the sign-extended 17th bit. This takes the same amount of area as computing  $A - B + 1$  to get the absolute value if the result is negative. Instead of linearly computing each difference to find the minimum, we used a tree structure of compare blocks to get the minimum distance in  $O(\log N)$  time. The resulting address corresponds to the correct flag at each depth of the compare tree, with the last flag representing the most significant bit of the address. Using this tree structure, the decoder is implemented with a multiplexer at each stage that chooses the correct flag. Therefore the size of the decoder scales with the number of address bits. The high-level schematic is shown in Figure 1.

To compute  $A - B$ ,  $B$  is inverted first. Then  $A$ ,  $B$ , and 1 are passed into a 17-bit carry-bypass adder. The 1 serves to keep the numbers in two's-complement. Therefore, the first block in the 17-bit adder is a Full Adder, not a Half Adder. Also the last Full Adder does not compute the carry, since it is not needed. The most significant sum bit serves as the sign bit and is passed into the multiplexer to select the positive value. We decided to use a carry-bypass adder since the inputs are only 16 bits and the delay for area trade-off of using a tree carry-bypass adder was not significant. Inside each Full Adder, every other input signal is inverted to take advantage of the inversion of the carry out. Consequently the every other sum bit is also inverted, but the sum computation is not in our critical path.

The comparator blocks are implemented much like the adder above, except they are 16 bits and do not compute the sum, only the carry. The Setup is also slightly different than for the Adder. For the Adder,  $P = A \oplus B$ ,  $G = AB$ , and  $K = \overline{A}B$ . For the Comparator,  $P = A \oplus B$ ,  $G = AB$ , and  $K = \overline{A}B$ . In both, instead of computing a Generate bit first, we feed in  $A$  and  $B$  directly into the Carry Block to generate or kill. The lower-level schematics of the Adder and Comparator Blocks can be found in Figure 3.

DESIGN OF NEURAL ASSOCIATIVE MEMORY Phase 1 2




Figure 2: Critical Path

### 0.2 Critical Path Flow Diagram

The critical path is highlighted in the schematic in Figure 1. A lower-level view of the critical path is shown in Figure 2. Figure 3 shows the gate-level critical path.

### 0.3 Delay and Sizing


The sizing of each gate can be found in Figure 3, along with the branching effort of each branch. To size the gates in our critical path, we calculated the total path effort and found the optimal number of stages to minimize delay. Then we found how much we should multiply each minimum-sized gate to achieve the optimal effective fanout per stage. Since the output address is two bits, both need to drive the load capacitance. We split the critical path into two paths at  $C_L$ , shown in Figure 3, and found the path efforts for each.

### 0.3.1 Path Effort Calculations

MOSFET Parameters:  $W = 120nm$ ,  $L = 100nm$ ,  $C_G = 1.91fF/m$ ,  $C_D = 0.77fF/m$ ,  $R_{eq} = 9.43k\Omega/square$ , and  $R_{eq} = 22.23k\Omega/square$ .

Minimum-sized inverter with equal pull up and pull down strengths:  $\frac{R_{eq}}{R_{eq}} = \frac{22.32}{9.43} = 2.4$

## Example of good report




EECS141

Lecture #20

5

## Project Phase 1 (1/3 of the grade)


- Average: 7.93
- Median: 8.38
- StdDev: 1.86



EECS141

Lecture #20

6




## CMOS Layout

EECS141

Lecture #20

7

## Standard Cell Methodology




EECS141


Lecture #20

8

## Standard Cells – Then and Now



(a)




(b)

EECS141

Lecture #20

9

## Standard Cell Layout Methodology




EECS141

Lecture #20

10

## Stick Diagrams

Contains no dimensions  
Represents relative positions of transistors




EECS141

Lecture #20

11

## Two Versions of $C \cdot (A + B)$



different direction in different metal:  
vertically metal one  
horizontally metal two

The right version is better than the left version. For the same function, different order of these variants may have different layouts. Some layouts maybe better than other and have higher density.

EECS141


Lecture #20

12

destination: find an ordering of our input transistors that allows us to have a continuous diffusion strip.

## Logic Graphs

$i$  and  $j$  are internal nodes which have been labeled



An edge will represent a transistor. An node will represent a place where a number of circuits branches come together. An orange edge represents a PMOS. A green edge represent a NMOS.

EECS141

Lecture #20

13


## Consistent Euler Path

can visit the same vertex many times but can't visit the same path more than once.

The order of edge of Euler Path means the layout has less diffusion strip or has continuous diffusion strip.

A B C  
Has PDN and PUN

B C A not consistent Euler Path  
Has PUN, but no PDN




EECS141

Lecture #20

14

## OAI22 Logic Graph






EECS141

Lecture #20

15

## Example: $x = ab + cd$

(a) Logic graphs for  $\overline{ab+cd}$ (b) Euler Paths  $\{a b c d\}$ (c) stick diagram for ordering  $\{a b c d\}$ 

EECS141

Lecture #20


16




## Multi-Fingered Transistors

One finger

resistance is too big.



Two fingers (folded)



Less diffusion capacitance

EECS141

Lecture #20

17




## Sequential Logic

EECS141

Lecture #20


18

## Combinational vs. Sequential Logic



(a) Combinational

$$\text{Output} = f(\text{In})$$



(b) Sequential

$$\text{Output} = f(\text{In}, \text{Previous In})$$

## Why Sequencing?


Two key (related) reasons that we need sequencing:

- (1) Need to know when we are finished with a job

## Why Sequential Logic?

Two key (related) reasons that we need sequencing:

(2) Need to order events (aligning fast and slow)



EECS141



Lecture #20

21

## Latch versus Register (Flip-flop)

♦ **Latch: level-sensitive**  
clock is low - hold mode  
clock is high - transparent

♦ **Register: edge-triggered**  
stores data when  
clock rises




EECS141

Lecture #20

22

## Characterizing Timing



think about the construction of register: two latches.


EECS141

Lecture #20

23

## Timing Definitions – Set-up and Hold Times

set-up time directly add up to delay, so it's important to make it small.



EECS141


Lecture #20

24


## Storage Mechanisms

Register cares about performance,  
while SRAM cares about the density.

Static



Dynamic




EECS141

Lecture #20

25

## Writing into a Static Latch


Use the clock as a decoupling signal,  
that distinguishes between the transparent and opaque states



like a 2-to-1 MUX

Converting into a MUX

general approach to storage signal.



New signal will fight with old signal which will cause delay. And only strong signal will win. So to store the new signal, we have to make an asymmetrical construction.

Forcing the state  
(can implement as NMOS-only)

force approach to storage signal


EECS141

Lecture #20

26



## Pseudo-Static Latch




EECS141

Lecture #20

27


## Mux-Based Latches

Negative latch  
(transparent when CLK= 0)



$$Q = Clk \cdot Q + \overline{Clk} \cdot In$$

Positive latch  
(transparent when CLK= 1)




$$Q = \overline{Clk} \cdot Q + Clk \cdot In$$

EECS141

Lecture #20

28

## Mux-Based Latch




EECS141


Lecture #20

29

## Mux-Based Latch



(a) Schematic diagram



(b) Non overlapping clocks

NMOS only

Non-overlapping clocks

EECS141

Lecture #20

30

## *The race problem*

EECS141


Lecture #20

31

## *Latch-Based Design*

- ♦ N latch is transparent when  $\Phi = 0$

- ♦ P latch is transparent when  $\Phi = 1$




EECS141

Lecture #20

32



## Master-Slave (Edge-Triggered) Register



Two opposite latches trigger on edge  
Also called master-slave latch pair


EECS141

Lecture #20

33

## Master-Slave Register

Multiplexer-based latch pair




EECS141

Lecture #20

34

## Clk-Q Delay




EECS141

Lecture #20

35

## Setup Time




EECS141

Lecture #20

36

## More Precise Setup Time




EECS141

Lecture #20

37

## Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS141

Lecture #20

38

## Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS141

Lecture #20

39

## Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS141

Lecture #20

40

## Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS141

Lecture #20

41<sup>41</sup>

## Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS141

Lecture #20

42<sup>42</sup>

## Setup-Hold Time Illustrations

### Hold-1 case




EECS141

Lecture #20

43<sup>43</sup>

## Setup-Hold Time Illustrations

### Hold-1 case




EECS141

Lecture #20

44

## Setup-Hold Time Illustrations

### Hold-1 case




EECS141

Lecture #20

45

## Setup-Hold Time Illustrations

### Hold-1 case




EECS141

Lecture #20

46

## Setup-Hold Time Illustrations




EECS141

Lecture #20

47

## Other Latches/Registers: C<sup>2</sup>MOS



Keepers can be added to “staticize (!)”


EECS141

Lecture #20

48



## Other Latches/Registers: TSPC



Positive latch  
(transparent when  $CLK=1$ )


Negative latch  
(transparent when  $CLK=0$ )

EECS141

Lecture #20

49

## Including Logic in TSPC



Example: logic inside the latch


AND latch

EECS141

Lecture #20

50

## TSPC Register




EECS141

Lecture #20

51

## Pulse-Triggered Latches

Ways to design an edge-triggered sequential cell:



EECS141

Lecture #20

52

*Why not route the pulse?*