



EE141-Spring 2012 Digital Integrated Circuits

Lecture 19 Layout

EECS141

Lecture #19

1

Administrativa

- ❑ No regrades on MT2 after next We!
- ❑ Phase 2 now in full motion

EECS141

Lecture #19

2




Dynamic Logic

EECS141

Lecture #19

3


Dynamic Gate



Two phase operation

Precharge (Clk = 0)

Evaluate (Clk = 1)



EECS141

Lecture #19


4

Challenges of Dynamic Gates

□ Noise sensitivity and small noise margins

- Leakage
- Charge sharing
- Clock feedthrough

Issues in Dynamic Design 1: Charge Leakage




Leakage sources

Dominant component is subthreshold current

Issues in Dynamic Design 2: Charge Sharing

- Charge initially stored on C_L
 - C_A previously discharged




- When A rises, this charge is redistributed (shared) between C_L and C_A
- Makes Out drop below V_{DD}

EECS141

Lecture #19

7

Charge Sharing



- Two cases:
 - M_a stays on – complete charge share
 - M_a turns off – incomplete charge share

- Complete charge share:

$$Q_{Ca} = V_{Out} C_a$$

$$\Delta Q_{CL} = -V_{Out} C_a$$

$$V_{DD} C_L = V_{out}' (C_L + C_a)$$

$$\rightarrow \Delta V_{Out} = -V_{DD} C_a / (C_a + C_L)$$

- Incomplete charge share:

$$Q_{Ca} = (V_{DD} - V_{TN}^*) C_a$$

$$\Delta Q_{CL} = -(V_{DD} - V_{TN}^*) C_a$$

$$\rightarrow \Delta V_{Out} = -(V_{DD} - V_{TN}^*) C_a / C_L$$


$$V_{DD} C_L = V_{out}' C_L + (V_{DD} - V_{TH}) C_a$$

EECS141

Lecture #19

8

Solution to Charge Sharing




- Keeper helps a lot
 - Can still get failures if Out drops below inverter V_{sw} !
- Another option: precharge internal nodes
 - Increases power and area

EECS141

Lecture #19

9

Issues in Dynamic Design 3: Clock Feedthrough



Coupling between Out and Clk input of the precharge device due to the gate to drain capacitance. So voltage of Out can rise above V_{DD} . The fast rising (and falling edges) of the clock couple to Out.



$$V_{DD}C_L + V_{DD}C_{GD} = V_{out}C_L + (V_{out} - V_{DD})C_{GD}$$

EECS141

Lecture #19

10

Clock Feedthrough




Clock feedthrough
Increase delay when you want to become

EECS141

Lecture #19

11

Issues in Dynamic Design 4: Backgate Coupling




EECS141

Lecture #19

12

In digital circuit, when the circuit changes from one state to another state, the wire will product a big peak current, which will form a transient noise voltage and affect normal operation of the previous level.

Backgate Coupling Effect



EECS141


Lecture #19

13

Other Effects

- ❑ Capacitive coupling
- ❑ Substrate coupling
- ❑ Minority charge injection
- ❑ Supply noise (ground bounce)

We can not couple two dynamic gates directly to each other because they all would start going simultaneously down when you turn on the clock.



EECS141

Lecture #19

14





Domino Logic

EECS141

Lecture #19

15

Cascading Dynamic Gates



Rule: Only 0 → 1 transitions allowed at inputs!

The state the circuit can have only are 0 or 1 at the input


EECS141

Lecture #19

16


Domino Logic

feedback keeps values and fighting charge leakage.



If one gate down, other gates will down one after another.
So it calls Domino Logic.

Why Named Domino?



Like falling dominos!

Properties of Domino Logic


- Only non-inverting logic can be implemented Because it has to have an inverter all the time.
- Very high speed
 - static inverter can be skewed, only L-H transition critical
 - Input capacitance reduced – smaller logical effort

EECS141


Lecture #19

19

Domino Logic LE



$$\begin{aligned} LE_{dyn} &= 1 \\ LE_{inv} &= 1 \\ \Pi LE &= 1 \end{aligned}$$



$$\begin{aligned} LE_{dyn} &= \frac{2}{3} \\ LE_{inv} &= 1 \\ \Pi LE &= \frac{2}{3} \end{aligned}$$

$$LE_{static} = \frac{7}{3}$$

LE is independent of the numbers of input.

PMOS wider, VM increases, inverter switches earlier, 0 to 1 faster, 1 to 0 lower


EECS141

Lecture #19

20

Domino Logic LE (skewed static gate)

really only care about low to high transition




EECS141

Lecture #19

21

Buffer "Average" LE




EECS141


Lecture #19

22

Designing with Domino Logic




Beside the first stage have to keep Me transistor, others can eliminate it.



CMOS Layout

Complex CMOS Gate



EECS141

Lecture #19

25

Cell Design

□ Standard Cells

- General purpose logic
- Used to synthesize RTL/HDL
- Same height, varying width *sometimes, same width, varying height*

□ Datapath Cells


- For regular, structured designs (arithmetic)
- Includes some wiring in the cell

EECS141

Lecture #19

26

Standard Cell Methodology




EECS141


Lecture #19

27

Standard Cells – Then and Now



(a)




(b)

EECS141

Lecture #19

28

Standard Cell Layout Methodology




EECS141

Lecture #19

29

Standard Cells




EECS141

Lecture #19

30

Standard Cells




EECS141


Lecture #19

31

Standard Cells



2-input NAND gate




EECS141

Lecture #19

32

Stick Diagrams

Contains no dimensions
Represents relative positions of transistors




EECS141

Lecture #19

33

Two Versions of $C \cdot (A + B)$




EECS141

Lecture #19

34

Logic Graphs



EECS141


Lecture #19

35

Consistent Euler Path

A B C
Has PDN and PUN

B C A
Has PUN, but no PDN




EECS141

Lecture #19

36

OAI22 Logic Graph






EECS141

Lecture #19

37

Example: $x = ab+cd$

(a) Logic graphs for $\overline{ab+cd}$ (b) Euler Paths $\{a b c d\}$ (c) stick diagram for ordering $\{a b c d\}$


EECS141

Lecture #19


38

Multi-Fingered Transistors

One finger



Two fingers (folded)




Less diffusion capacitance




Sequential Logic

Combinational vs. Sequential Logic



(a) Combinational

$$\text{Output} = f(\text{In})$$



(b) Sequential

$$\text{Output} = f(\text{In}, \text{Previous In})$$

Why Sequencing?


Two key (related) reasons that we need sequencing:

- (1) Need to know when we are finished with a job

Why Sequential Logic?

Two key (related) reasons that we need sequencing:

(2) Need to order events (aligning fast and slow)



EECS141



Lecture #19

43

Latch versus Register (Flip-flop)

♦ **Latch: level-sensitive**
clock is low - hold mode
clock is high - transparent

♦ **Register: edge-triggered**
stores data when
clock rises




EECS141

Lecture #19

44

Characterizing Timing




EECS141

Lecture #19

45

Timing Definitions – Set-up and Hold




EECS141

Lecture #19

46

Storage Mechanisms

Static



Dynamic

