

# EE141-Spring 2012 Digital Integrated Circuits

Lecture 11 Inverter Delay + Energy

EECS141

Lecture #12

1


#### **Administrativia**


- □ Today
  - Graded Midterm
  - Project annnouncement
- □ Last Lab this Week
- □ Hw 4 Due Today


EECS141


Lecture #12

2


















因<u>为工艺,环境等变量因素,即使是同一个设计,同一个方程,其得出来的结果可能也会有所</u>不同。

VIH和VOH才存在。









PMOS is fast means PMOS wider, NMOS is fast means NMOS wider.

不仅仅改变电压,还改变speed和耗电。





SRAM ==static random access memory

# Goal: An Neural Associative Memory

#### □ What is a memory?

 When applying an address, returns the data stored at that address


#### □ What is an associative memory?

 When applying data, returns the address at which the data is stored

#### □ What is an associative neural memory?


 When applying data, returns the address for which the data is the closest match to the applied data

why is neural? because what it matches is not necessary to be the same things



# **General Description**

- □ Given a vector *x*[N] of integers with wordlength M stored in SRAM memory (of size NxM).
- □ Realize the following associative function: For an input y, find the value of i (i = 0 ... N-1) for which holds that |y-x[i]| is minimum.
- □ Such that area/energy is minimized



#### Phase 1

- □ Explore logic design and architecture options
  - Density key property
  - Avoid lots of wires
  - Aim for regularity
- □ Perform first order delay and energy computations (logic gate level) (voltage fixed at this time)
- □ Assume N = 128, M = 16
- □ Note: if two values have equal minimum distances, feel free to choose either

EECS141 Lecture #13 19

## Further stages of the project

- □ Phase 2: Circuit design and optimization
- □ Phase 3: Layout and further optimization


# CMOS Switching Delay (Resistance)



EECS141 Lecture #13 21

#### MOS Transistor as a Switch


Discharging a capacitor



$$= c i_D = i_D(v_{DS})$$

$$i_D = C \frac{dV_{DS}}{dt}$$

• We modeled this with:



$$t_p = ln (2) RC$$


#### MOS Transistor as a Switch


- □ Real transistors aren't exactly resistors
  - Look more like current sources in saturation
- □ Two questions:
  - Which region of IV curve determines delay?
  - How can that match up with the RC model?

EECS141 Lecture #13 23

# Transistor Discharging a Capacitor

• With a step input:






 • Transistor is in (velocity) saturation during entire transition from  $V_{DD}$  to  $V_{DD}$ /2

# Switching Delay

• In saturation, transistor basically acts like a current source:




$$V_{OUT} = V_{DD} - (I_{DSAT}/C)t \longrightarrow t_p = C(V_{DD}/2)/I_{DSAT}$$

EECS141 Lecture #13 25

# **Defining IDSAT**

### Switching Delay (with Output Conductance)

Including output conductance:




$$V_{OUT} = (V_{DD} + \lambda^{-1}) e^{-t/(C/\lambda I_{DSAT})} - \lambda^{-1}$$

• For "small" 
$$\lambda$$
:  $t_p \approx \frac{C(V_{DD}/2)}{(1 + \lambda V_{DD})I_{DSAT}}$ 

EECS141 Lecture #13 27

#### **RC** Model

- Transistor current not linear on V<sub>OUT</sub> how is the RC model going to work?
- Look at waveforms:
- · Voltage looks like a ramp for RC too



EECS141

# Finding Req


• Match the delay of the RC model with the actual delay:

$$\begin{aligned} \boldsymbol{t}_{p} &= \boldsymbol{t}_{p,RC} \\ \frac{C\left(V_{DD}/2\right)}{\left(1 + \lambda V_{DD}\right)\boldsymbol{I}_{DSAT}} &= \ln\left(2\right)\boldsymbol{R}_{eq}\boldsymbol{C} & \longrightarrow \boxed{\boldsymbol{R}_{eq} = \frac{\left(V_{DD}/2\right)}{\ln\left(2\right)\left(1 + \lambda V_{DD}\right)\boldsymbol{I}_{DSAT}}} \end{aligned}$$

- Often just:
- $R_{eq} \approx \frac{1}{2 \cdot \ln(2)} \frac{V_{DD}}{I_{DSAT}}$
- Note that the book uses a different method and gets 0.75  $\cdot V_{DD}/I_{DSAT}$  instead of ~0.72  $\cdot V_{DD}/I_{DSAT}$ .

EECS141 Lecture #13 29


### The Book's Method




### The Transistor as a Switch

Table 3.3 Equivalent resistance  $R_{eq}$  (W/L= 1) of NMOS and PMOS transistors in 0.25 μm CMOS process (with  $L = L_{min}$ ). For larger devices, divide  $R_{eq}$  by W/L.

$V_{DD}$ (V)	1	1.5	2	2.5
NMOS (kΩ)	35	19	15	13
PMOS (kΩ)	115	55	38	31



To make the analysis tractable, we assume that all capacitances are lumped together into one single capacitor CL, located between Vout and GND.



This picture includes all the capacitances influencing the transient response of node Vout . It is initially assumed that the input Vin is driven by an ideal voltage source with zero rise and fall times. Accounting only for capacitances connected to the output node, CL breaks down into the following components.

# **Inverter Capacitance Model**

- Capacitance models important for analysis and intuition
  - But often need something simpler to work with
- Simpler model:
  - Lump together as effective linear capacitance to (ac) ground
  - In most processes:  $Cg = Cd = 1.5 2fF \cdot W(\mu m)$



EECS141 Lecture #13 35

# **Lumping the Caps**

EE141

M1 and M2 are either in cut-off or in the saturation mode during the first half (up to 50%point) of the output transient. Under these circumstances, the only contributions to Cgd12 are the overlap capacitances of both M1 and M2. The channel capacitance of the MOS transistors does not play a role here, as it is located either completely between gate and bulk (cut-off) or gate and source (saturation) (see Chapter 3).

The lumped capacitor model now requires that this floating gate-drain capacitor be replaced by a capacitance-to-ground.


#### The Miller Effect

- As V<sub>in</sub> increases, V<sub>out</sub> drops
  - Once get into the transition region, gain from  $V_{in}$  to  $V_{out} > 1$
- So, C<sub>gd</sub> experiences voltage swing larger than V<sub>in</sub>

  - Makes  $C_{gd}$  look larger than it really is

Known as the "Miller Effect" in the analog world

During a low-high or high-low transition, the terminals of the gate-drain capacitor are moving in opposite directions (Figure 5.14). The voltage change over the - Which means you need to provide more floating capacitor is hence twice the actual output voltage swing. To present an identical load to the output node, the capacitance-to-ground must have a value that is twice as large as the floating capacitance.



(Figure 5.14) The Miller effect—A capacitor experiencing identical but opposite voltage swings at both its terminals can be replaced by a capacitor to ground, whose value is two times the original value.


Lecture #13

EECS141

37

# Model Calibration - Capacitance

- Can calculate C<sub>a</sub>, C<sub>d</sub> based on tech. parameters
  - But these models are simplified too
- Another approach:
  - Tune (e.g., in spice) the linear capacitance until it makes the simplified circuit match the real circuit
  - Matching could be for delay, power, etc.




EECS141

Lecture #13

38


# **Model Calibration for Delay**




- For gate capacitance:
  - Make inverter fanout 4
  - -Adjust C<sub>load</sub> until Delay1 = Delay2
- For diffusion capacitance
  - Replace inverter "A" with a diffusion capacitance load

EECS141 Lecture #13 39


# **Delay Calibration**



Why did we need that last inverter stage?




The voltage-dependencies of the on-resistance and the load capacitor are addressed by replacing both by a constant linear element with a value averaged over the interval of interest.




with Reqp the equivalent on-resistance of the PMOS transistor over the interval of interest. This analysis assumes that the equivalent load-capacitance is identical for both the high-to-low and low-to-high transitions.

Very often, it is desirable for a gate to have identical propagation delays for both rising and falling inputs. This condition can be achieved by making the on-resistance of the NMOS and PMOS approximately equal. Remember that this condition is identical to the requirement for a symmetrical VTC.

breakdown, hot-electron effects) enforce firm upper-bounds on the supply voltage



# Input Slope Dependence



- □ One way to analyze slope effect
  - Plug non-linear IV into diff. equation and solve...
- □ Simpler, approximate solution:
  - Use V<sub>T</sub>\* model

EECS141 Lecture #13 4

## Slope Analysis

- □ For falling edge at output:
  - For reasonable inputs, can ignore I<sub>PMOS</sub>
  - Either V<sub>ds</sub> is very small, or V<sub>gs</sub> is very small
- □ So, output current ramp starts when  $V_{in}=V_T^*$ 
  - Could evaluate the integral
  - Learn more by using an intuitive, graphical approach

# **Result Summary**

□ For reasonable input slopes:

$$t_{\rho,ramp} = t_{\rho,step} + \frac{V_T^*}{V_{DD}} \cdot t_{\rho,in}$$

