



## *EE141-Spring 2012 Digital Integrated Circuits*

Lecture 16  
Complex CMOS - Revisited

EECS141

Lecture #16

1

### *Administrativa*

- ❑ Project questions?
- ❑ Midterm on Friday – covers wires, transistors, inverter VTC, and arithmetic
  - Review session planned for We evening.

EECS141

Lecture #16

2

## *Class Material*

- Last lecture
  - SRAM, Inverter delay
- Today's lecture
  - Optimizing complex CMOS
- Reading: Ch 6

## *CMOS Power Dissipation*



## Where Does Power Go in CMOS?

- ❑ Switching power
  - Charging/discharging capacitors
- ❑ Leakage power
  - Transistors are imperfect switches
- ❑ Short-circuit power
  - Both pull-up and pull-down on during transition
- ❑ Static currents
  - Biasing currents, in e.g. analog, memory

$$C V_{DD}^2 f$$

$$C V_{sw} V_{DD} f \text{ (if } V_{sw} < V_{DD})$$

determine rising time and falling time are important.

EECS141

Lecture #16

5

## Transition Activity and Power

- ❑ Energy consumed in  $N$  cycles,  $E_N$ :

$$E_N = C_L \cdot V_{DD}^2 \cdot n_{0 \rightarrow 1}$$

$n_{0 \rightarrow 1}$  – number of 0→1 transitions in  $N$  cycles

$$P_{avg} = \lim_{N \rightarrow \infty} \frac{E_N}{N} \cdot f = \left( \lim_{N \rightarrow \infty} \frac{n_{0 \rightarrow 1}}{N} \right) \cdot C_L \cdot V_{DD}^2 \cdot f$$

$$\alpha_{0 \rightarrow 1} = \lim_{N \rightarrow \infty} \frac{n_{0 \rightarrow 1}}{N} \text{ in a clock cycle}$$

$$P_{avg} = \alpha_{0 \rightarrow 1} \cdot C_L \cdot V_{DD}^2 \cdot f \text{ clock}$$

EECS141

Lecture #16


6

## Short Circuit Current

负载大，短路电流相对放电电流比较小

为了使短路电流尽可能小，负载电容要尽可能大或者使输出尽可能缓慢。  
另一种方法是使rising slope和falling slope尽可能一样

负载小，短路电流造成瞬时电流峰值




□ Short circuit current usually well controlled

EECS141

Lecture #16

7

## Diode Leakage



$$I_{DL} = J_S \times A$$

漏电流

$J_S = 10\text{-}100 \text{ pA}/\mu\text{m}^2$  at 25 deg C for  $0.25\mu\text{m}$  CMOS

$J_S$  doubles for every 9 deg C!

Much smaller than transistor leakage in deep submicron



EECS141

Lecture #16


8

## Transistor Leakage

- Transistors that are supposed to be off -  $I_D$  leak

Input at  $V_{DD}$ 

Input at 0




EECS141

Lecture #16

9

## Transistor Leakage




Drain leakage current is exponential with  $V_{GS} - V_T$

EECS141

Lecture #16

10

## Sub-Threshold Conduction



### Subthreshold Slope:

$$I_D \sim I_0 e^{\frac{q(V_{GS}-V_T)}{nkT}}, \quad n = 1 + \frac{C_D}{C_{ox}}$$

$$I_D \sim I_0 10^{\frac{(V_{GS}-V_T)}{S}}$$

$$S = n \left( \frac{kT}{q} \right) \ln(10) \quad \text{ideal } n=1$$

$S$  is  $\Delta V_{GS}$  for  $I_{D2}/I_{D1} = 10$


Typical values for  $S$ :  
60 .. 100 mV/decade

EECS141

Lecture #16

11

## Transistor Leakage



Two effects:


- diffusion current (like a bipolar transistor)
- exponential increase with  $V_{DS}$  ( $\eta$ : DIBL)

EECS141

Lecture #16

12


## *R<sub>off</sub> (ignoring DIBL)*



Input at  $V_{DD}$

$$I_{Leak} \sim I_0 e^{\frac{-V_T}{nkT/q}}$$

$$R_{off} = (V_{DD} / I_0) e^{\frac{V_T}{nkT/q}}$$




Input at 0

EECS141


Lecture #16

13

## *Threshold Variations*



Threshold as a function of the length (for low  $V_{DS}$ )




Drain-induced barrier lowering (DIBL) (for short  $L$ )

EECS141

Lecture #16

14

## Trading off energy and delay



EECS141

Lecture #16

15



## CMOS Logic Revisited

EECS141

Lecture #16

16



## Analyzing and Optimizing Complex CMOS Gates


- Techniques very similar to the inverter case
- Logical Effort technique as the means for gate sizing and topology optimization
- However ... some other things to be aware of!

EECS141

Lecture #16

17

## Fan-In Considerations




EECS141

Lecture #16

18

## Fan-In Considerations

lump model 会 overestimate 延迟




EECS141

Lecture #16

19

## $t_p$ as a Function of Fan-In




EECS141

Lecture #16

20

## $t_p$ as a Function of Fan-Out



All gates have the same drive current.

Slope is a function of “driving strength”

EECS141

Lecture #16

21

## $t_p$ as a Function of Fan-In and Fan-Out

- Fan-in: **quadratic** due to increasing resistance and capacitance
- Fan-out: each additional fan-out gate adds **two** gate capacitances to  $C_L$

$$t_p = a_1 FI + a_2 FI^2 + a_3 FO$$

EECS141

Lecture #16


22

## Fast Complex Gates: Design Technique 1

### □ Transistor sizing

- as long as fan-out capacitance dominates

### □ Progressive sizing



Distributed RC line

$M1 > M2 > M3 > \dots > MN$   
(the FET closest to the output is the smallest)

Can reduce delay by more than 20%;  
Be careful: input loading, junction caps,  
decreasing gains as technology shrinks


EECS141

Lecture #16


23

## Fast Complex Gates: Design Technique 2

### □ Transistor ordering



delay determined by time to  
discharge  $C_L$ ,  $C_1$  and  $C_2$



delay determined by time to  
discharge  $C_L$

EECS141


Lecture #16

24

## Fast Complex Gates: Design Technique 3

### □ Alternate logic structures

$$F = ABCDEFGH$$




EECS141

Lecture #16

25

## Fast Complex Gates: Design Technique 4

### □ Isolating fan-in from fan-out using buffer insertion



EECS141

Lecture #16

26

## Fast Complex Gates: Design Technique 5

- Reducing the voltage swing

$$t_{pHL} = 0.5 (C_L V_{DD}) / I_{DSATn}$$
$$= 0.5 (C_L V_{swing}) / I_{DSATn}$$

- linear reduction in delay
- also reduces power consumption
- But the following gate is slower!
- Or requires use of “sense amplifiers” on the receiving end to restore the signal level (memory design)

EECS141

Lecture #16

27




CMOS Layout

EECS141

Lecture #16

28

## Complex CMOS Gate



EECS141

Lecture #16

29

## Cell Design

### □ Standard Cells

- General purpose logic
- Used to synthesize RTL/HDL
- Same height, varying width

### □ Datapath Cells


- For regular, structured designs (arithmetic)
- Includes some wiring in the cell

EECS141

Lecture #16

30

## Standard Cell Methodology




EECS141


Lecture #16

31

## Standard Cells – Then and Now



(a)



(b)


EECS141

Lecture #16

32



## Standard Cell Layout Methodology – 1990s - Today




EECS141

Lecture #16

33

## Standard Cells




EECS141

Lecture #16

34

## Standard Cells




EECS141


Lecture #16

35

## Standard Cells



2-input NAND gate




EECS141

Lecture #16

36

## Stick Diagrams

Contains no dimensions  
Represents relative positions of transistors




EECS141

Lecture #16

37

## Two Versions of $C \cdot (A + B)$




EECS141

Lecture #16

38

## Logic Graphs



EECS141


Lecture #16

39

## Consistent Euler Path

A B C  
Has PDN and PUN

B C A  
Has PUN, but no PDN




EECS141

Lecture #16

40

## OAI22 Logic Graph





EECS141


Lecture #16

41

## Example: $x = ab + cd$

(a) Logic graphs for  $\overline{ab+cd}$ 

(b) Euler Paths {a b c d}



(c) stick diagram for ordering {a b c d}


EECS141

Lecture #16


42

## *Multi-Fingered Transistors*

One finger



Two fingers (folded)



Less diffusion capacitance