



## *EE141-Spring 2012 Digital Integrated Circuits*

### Lecture 21 Sequential + Timing

EECS141

Lecture #21

1

## *Administrativa*

- ❑ Phase 2 due next We!

EECS141

Lecture #21

2



## Sequential Circuits


EECS141

Lecture #21


3

### *Latch versus Register (Flip-flop)*

- ◆ **Latch: level-sensitive**  
clock is low - hold mode  
clock is high - transparent



- ◆ **Register: edge-triggered**  
stores data when  
clock rises




EECS141

Lecture #21

4

## Characterizing Timing




EECS141

Lecture #21

5

## Timing Definitions – Set-up and Hold Times




EECS141

Lecture #21


6

## Writing into a Static Latch

Use the clock as a decoupling signal,  
that distinguishes between the transparent and opaque states



Converting into a MUX




Forcing the state  
(can implement as NMOS-only)

EECS141


Lecture #21

7

## Mux-Based Latch



(a) Schematic diagram



(b) Non overlapping clocks

NMOS only


Non-overlapping clocks

EECS141

Lecture #21

8

## The race problem



Two method to solve race problem:  
 (1) reduce the percentage of the high voltage of the clock so that it smaller than the propagation delay.(hard)  
 (2) use register to replace the latch  
 (3) latch-based design

EECS141


Lecture #21

9

## Latch-Based Design

♦ N latch is transparent when  $\Phi = 0$

♦ P latch is transparent when  $\Phi = 1$




EECS141

Lecture #21

10

## Master-Slave (Edge-Triggered) Register



Two opposite latches trigger on edge  
Also called master-slave latch pair


EECS141

Lecture #21

11

## Master-Slave Register

Multiplexer-based latch pair




EECS141

Lecture #21

12

## Clk-Q Delay




EECS141

Lecture #21

13

## Setup Time




EECS141

Lecture #21

14

## More Precise Setup Time



move D closer to Clk will get different Q

EECS141


D closer to Clk => the set-up time smaller => the time of clk to q bigger  
so our set-up time is defined as the time of clk to q bigger 5 percentage.

Lecture #21

15

## Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)



EECS141


Lecture #21

16



## Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS141

Lecture #21

17

## Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS141

Lecture #21

18

## Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS141

Lecture #21

19

## Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS141

Lecture #21

20

## Setup-Hold Time Illustrations

### Hold-1 case




EECS141

Lecture #21

21

## Setup-Hold Time Illustrations

### Hold-1 case




EECS141

Lecture #21

22

## Setup-Hold Time Illustrations

### Hold-1 case




EECS141

Lecture #21

23

## Setup-Hold Time Illustrations

### Hold-1 case




EECS141

Lecture #21

24

## Setup-Hold Time Illustrations




EECS141

Lecture #21

25

## Other Latches/Registers: C<sup>2</sup>MOS



Keepers can be added to “staticize (!)”


EECS141

Lecture #21

26

true single phase clock logic

## Other Latches/Registers: TSPC



Positive latch  
(transparent when  $CLK=1$ )


Negative latch  
(transparent when  $CLK=0$ )

EECS141

Lecture #21

27

## Including Logic in TSPC



Example: logic inside the latch


AND latch

EECS141

Lecture #21

28

## TSPC Register




EECS141

Lecture #21

29

## Pulse-Triggered Latches

Ways to design an edge-triggered sequential cell:



EECS141

Lecture #21

30

## *Why not route the pulse?*

EECS141

Lecture #21

31



## *Timing*


EECS141

Lecture #21

32



## Synchronous Timing



$$T_{clk} > t_{cra} + t_{pmax} + t_{su}$$


$$t_{cra} + t_{pmin} > t_{hold}$$

EECS141

Lecture #21

33

## Latch Parameters




Delays can be different for rising and falling data transitions

EECS141

Lecture #21

34

## Register Parameters




*Delays can be different for rising and falling data transitions*

EECS141

Lecture #21

35

## Timing Constraints




EECS141

Lecture #21

36

## Timing Constraints



Cycle time (max):  $T_{Clk} > t_{clk-q} + t_{logic} + t_{setup}$

Race margin (min):  $t_{hold} < t_{clk-q,min} + t_{logic,min}$

## Clock Nonidealities

### □ Clock skew

- Spatial variation in temporally equivalent clock edges; deterministic + random,  $t_{SK}$


### □ Clock jitter

- Temporal variations in consecutive edges of the clock signal; modulation + random noise
- Cycle-to-cycle (short-term)  $t_{JS}$
- Long term  $t_{JL}$

### □ Variation of the pulse width

- Important for level sensitive clocking

## Clock Uncertainties



*Sources of clock uncertainty*