CS301 Embedded System and Microcomputer Principle


Lecture 14: Arithmetic

2023 Fall



Arithmetic Logic Unit

- The ALU is an important part of any microprocessor.
- The ARM microprocessor divides the ALU functions into three blocks;
 - a multiplier (that uses Booth's algorithm),
 - the 'barrel shifter'
 - and the rest of the ALU including: the adder and logic functions.
 (This third block is generally referred to as the ALU.)





Outline

- Barrel Shifter
- ALU Adder
- Multiplier



Barrel Shifter


- Shift and rotate are very important operations.
- With integrated circuit techniques these are easily implemented by a barrel shifter:
- Different types of shift
 - logical shift left (LSL)
 - logical shift right (LSR)
 - arithmetic shift right (ASR)
 - Rotate right (ROR)
 - Rotate extended (RRX)



Different shifts


Logical shift left (LSL)

• bits are shifted to the right and the new bits added in at the left hand side are 0




Logical shift right (LSR)


• bits are shifted to the left and the new bits added in at the right hand side are 0



Arithmetic shift right (ASR)



ASR#4 for positive value




ASR#4 for negative value




Different shifts

- Rotate right (ROR)
 - bits are rotated rightwards so that the bits shifted out at the right hand side reappear at the left hand side.



- Rotate extended (RRX)
 - bits are shifted right one place only and the carry flag is shifted into the new most significant bit. The least significant bit is shifted into the carry flag only if the mnemonic specifies an S






Barrel Shifter using Mux

4 bits Barrel Shifter with 2:1 Mux example

- K = 00, No change
- K = 01, ROR#1
- K = 10, ROR#2
- K = 11, ROR#3


K ₁	$P_3P_2P_1P_0$	K_0	$Y_3Y_2Y_1Y_0$
0	$A_3A_2A_1A_0$	0	$A_3A_2A_1A_0$
0	$A_3A_2A_1A_0$	1	$A_0A_3A_2A_1$
1	$A_1A_0A_3A_2$	0	$A_1A_0A_3A_2$
1	$A_1A_0A_3A_2$	1	$A_2A_1A_0A_3$






Barrel Shifter (8 bits)

Using Transistor






Example: Shift left by 2





Example: Shift right by 3





Shifts with other instructions

• The ARM barrel shifter is placed in the datapath so that it can be used with many instructions such as:

MOV, ADD, ADC, SUB, RSB, AND, EOR, ORR, BIC

• The shift is done first before the output of the barrel shifter is passed onto the ALU so that the instruction:

ADD r2, r3, r5, LSL #1

performs the following operation:

- the value in r5 is shifted left once (in effect doubling it's value)
- and then it is added to r3
- and the sum placed in r2.



Example

- MOV r0, r0, LSL #1
 - Multiply R0 by two.
- MOV r1, r1, LSR #2
 - Divide R1 by four (unsigned).
- MOV r2, r2, ASR #2
 - Divide R2 by four (signed).
- MOV r3, r3, ROR #16
 - Swap the top and bottom halves of R3.
- ADD r4, r4, r4, LSL #4
 - Multiply R4 by 17. (N = N + N * 16)
- RSB r5, r5, r5, LSL #5
 - Multiply R5 by 31. (N = N * 32 N




Outline

- Barrel Shifter
- ALU Adder
- Multiplier



Ripple carry adder

- A cascaded connection of n full-adder blocks can be used to add two n-bit numbers, carries propagate through full-adders.
 - The carry-in, c0, into the least-significant-bit (LSB) position provides a convenient means of adding 1 to a number. For instance, forming the 2's-complement of a number involves adding 1 to the 1's-complement of the number.





Ripple carry adder

- Problem of Ripple carry adder:
- Each cell causes a propagation delay
 - Cell for bit 1 cannot give a correct result until the cell for bit 0 has produced the carry output.
 - Cell for bit 2 has to wait for the carry from the bit 1 cell
- For an adder with many bits, the delays become very long.
 - 32 bits adder would only produce a valid result after 32 propagation delays.
 - E.g. 0xFFFFFFF + 0x00000001




Carry Lookahead Adder

- For a full adder, define what happens to carry
 - Carry-generate: C_{out}=1 independent of C_{in}
 - G = A-B
 - Carry-propagate: C_{out}=C_{in}
 - $P = A \oplus B \text{ or } P = A + B$

,	Α	В	G	Р	
,	0	0	0	0	-
	0	1	0	1	
	1	0	0	1	
	1	1	1	X	

Fanout of G & P affect the overall delay → usually limited to 4 bits




details was introduced in digital design course




Carry Lookahead Adder

 The critical carry path now has 8 propagation delays for a 32 bit adder.



• Example: adding 0xF570D4C2 to 0x86A3089B (with $C_{in} = 0$):




• The sum is 0x7C13DD5D with $C_{out} = 1$.



Carry select adder


- The propagation delay can be further reduced by using a 'carry select' scheme.
- The 4-bit adder logic produces two results; sum0 is simply (A+B) whereas sum1 is the sum; (A+B+1).
 - The carry-in is used to select one of these two results in a multiplexer
 - The output of the multiplexer is the sum and carry-out chosen by the value of the carry-in.






Carry select adder

- Compute sums of various fields of the word for carry-in of zero and carry-in of one
- Final result is selected by using the correct carry-in
- value to control a multiplexer
- For a 32 bit adder there are a maximum of 3 propagation delays in the carry path.






- For example adding 0xF570D4C2 to 0x86A3089B:
 - The sum is 0x7C13DD5D with Cout = 1






- For example adding 0xF570D4C2 to 0x86A3089B:
 - The sum is 0x7C13DD5D with Cout = 1






- For example adding 0xF570D4C2 to 0x86A3089B:
 - The sum is 0x7C13DD5D with Cout = 1






- For example adding 0xF570D4C2 to 0x86A3089B:
 - The sum is 0x7C13DD5D with Cout = 1





- For example adding 0xF570D4C2 to 0x86A3089B:
 - The sum is 0x7C13DD5D with Cout = 1





Performance comparison

 propagation delays on the critical carry path for the three different types of adder (assuming the carry look ahead and carry select adders use 4 bit adder blocks).

Size of adder	Ripple carry	Look ahead	Carry select
4 bits	4	1	1
8 bits	8	2	1
16 bits	16	4	2
32 bits	32	8	3
64 bits	64	16	4



Outline

- Barrel Shifter
- ALU Adder
- Multiplier



 m_0

Multiplication circuit

Add each partial product into a total as it is formed

(13) Multiplicand M

• PS: Partial sum

• P: Product

			1				3				3	2	1	0
	,	X		1			. (11)	Multiplier (Į		q_3	q_2	q_1	q_0
	0	1	1		1	1					m_3q_0	m_2q_0	m_1q_0	m_0q_0
1	1			U						m_3q_1	m_2q_1	m_1q_1	m_0q_1	
0	0	0	1	1	1	1	(143)) Product P		PS ₁	PS ₁	PS ₁	P ₁	P_0
									m_3q_2	m_2q_2	m_1q_2	m_0q_2		
									PS ₂	PS_2	PS_2	P_2		
								m_3q_3	m_2q_3	m_1q_3	m_0q_3			
								PS ₃	PS_3	PS_3	P_3			
	0	1 1	1 0 0 1 1 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	X	X	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	X	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

 P_7 P_6 P_5 P_4 P_3 P_2

 m_3


 m_2

m₁



Matrix Multiplier


Add each partial product into a total as it is formed





Sequential Multiplier

- This has used sequential actions to perform an operation that is essentially combinational.
- It uses mostly existing circuits, a shifter and adder, so does not add much to the gate count of the ALU.
 - In each step, one bit of the multiplier is selected
 - If the bit is logic 1, the multiplicand is shifted left to form a partial product, and it's added to the partial sum
- For unsigned multiplication. Sign bits are evaluated separately



Length of product is the sum of operand lengths



Multiplier Example

• Multiply 2_{ten} (0010_{two}) by 7_{ten} (0111_{two}):


• M: multiplicand

AC: Accumulator

• Q: multiplier

Final {AC, Q} will be the product

iter	М	AC Q		Operation
ini	0010	0000	0111	
1	0010	0010	0111	1: AC = AC + M
l	0010	0001	001 1	Shift right {AC, Q}
2	0010	0011	0011	1: AC = AC + M
	0010	0001	100 1	Shift right {AC, Q}
3	0010	0011	1001	1: AC = AC + M
	0010	0001	110 0	Shift right {AC, Q}
4	0010	0000	1110	0: Shift right {AC, Q}
		res=00001110		done






Booth's multiplication algorithm

- calculate 0101101 × 0011110 (45 × 30) using normal and booth multiplication
 - multiplier: $30 = 32 2 \rightarrow 0011110 = 0100000 0000010$
 - equivalent multiplier: 0 +1 0 0 0 -1 0
- Need sign extension for complement

						0	1 0 -		1 + 1 -			1 0
						0	0	0	0	0	0	0
					0	1	0	1	1	0	1	
				0	1	0	1	1	0	1		
			0	1	0	1	1	0	1			
		0	1	0	1	1	0	1				
	0	0	0	0	0	0	0					
0	0	0	0	0	0	0						
0	0	1	0	1	0	1	0	0	0	1	1	0

normal multiplication



booth multiplication



Booth's algorithm

Current bit	Bit to the right	Equivalent bit (at current position)	Sequence example	Operation
0	0	0	00001111000	+0
0	1	+1	000 <mark>0</mark> 1111000	+M
1	0	-1	00001111000	-M
1	1	0	00001111000	+0

- Based on the current and previous bits, do one of the following
 - 00: no arithmetic operation.
 - 01: add the multiplicand to the left half of the product
 - 10: subtract the multiplicand from the left half of the product.
 - 11: no arithmetic operation.
- As in the previous algorithm, shift the product register right 1 bit



Booth's algorithm

• M: multiplicand


AC: Accumulator

• Q: multiplier

ASR: arithmetic shift right (sign extension)

• Final {AC, Q} will be the product

Mul	tiplier	Version of multiplicand
Bit i	Bit $i-1$	selected by bit <i>i</i>
0	0	$0 \times M$
0	1	+ 1 × M
1	0	$-1 \times M$
1	1	$0 \times M$






Booth's algorithm Example

- Booth's multiplier Example for signed value:
 - $0010 \times 0111 = 00001110 (2 \times 7 = 14)$

iter	М	AC	Q	Q ₋₁	Operation
ini	0010	0000	0111	0	
1	0010	1110	0111	0	10 : AC = AC + M' + 1
'	0010	1111	001 1	1	ASR {AC, Q}
2	0010	1111	100 1	1	11 : ASR {AC, Q}
3	0010	1111	110 0	1	11 : ASR {AC, Q}
4	0010	0001	1100	1	01 : AC = AC + M
4	0010	0000	1110	0	ASR {AC, Q}
		res=00001110			done





Booth's algorithm for negative value

- Calculate 01101 × 11010 using Booth algorithm
 - the multiplier is equivalent to

equivalent multiplier: 0 -1 +1 -1 0

$$11010 = -2^4 + 2^3 + 2^1 = -6$$

0 -1 +1 -1 0 = -2³ + 2² - 2¹ = -6

Mul	tiplier	Version of multiplicand
Bit i	Bit $i-1$	selected by bit <i>i</i>
0	0	0 × M
0	1	+ 1 × M
1	0	$-1 \times M$
1	1	$0 \times M$


\Rightarrow		_	1 0 +1 –1		equivalent multiplier
0 0	0 0 0	0 0	0 0	0	manipher
1 1	1 1 1	0 0	1 1		
0 0	0 0 1	1 0	1		
1 1	1 0 0	1 1			
0 0	0 0 0	0			
1 1	1 0 1	1 0	0 1	0 (-	-78)



Booth's algorithm Example

- Booth's multiplier Example for signed value:
 - $1011 \times 1001 = 00100011 (-5 \times -7 = 35)$


		_	_	_	_
iter	М	AC	Q	Q ₋₁	Operation
ini	1011	0000	1001	0	
1	1011	0101	1001	0	10 : AC = AC + M' + 1
'	1011	0010	1100	1	ASR AC and Q
2	1011	1101	1100	1	01 : AC = AC + M
	1011	1110	1110	0	ASR AC and Q
3	1011	1111	0111	0	00: ASR AC and Q
4	1011	0100	0111	0	10 : AC = AC + M' + 1
4	1011	0010	0011	1	ASR AC and Q
		res=00100011			done





Booth's algorithm performance

- Can perform negative number multiplication
- Sometimes worse than normal algorithm
- Thus, we use Booth2 algorithm





Bit-pair Recoding (Booth2)

 bit-pair recoding of the multiplier results in using at most one summand for each pair of bits in the multiplier

• +2M: left shift

• -M: complement of M

• -2M: complement and left shift

$Q_{i+1}Q_iQ_{i-1}$	Equivalent value (at position i)	Operation
000	0	+0
001	+1	+M
010	+1	+M
011	+2	+2M
100	-2	-2M
101	-1	-M
110	-1	-M
111	0	0

multiplier:	0 0	1	0	0	1	0
equivalent multiplier:	+1		-2		+1	

						0	0	0	1	1	1
X						0	0	1	0	0	1
							1		-2		1
0	0	0	0	0	0	0	0	0	1	1	1
1	1	1	1	1	1	0	0	1	0		
0	0	0	0	0	1	1	1				
0	0	0	0	0	0	1	1	1	1	1	1

 Using Booth2's algorithm, a 32 bit multiplication can be completed in 16 cycles



Booth2 Algorithm

- Advantage of Booth2's algorithm
 - Multiplication requiring only n/2 summands





					0	1	1	0	1
				_	0		-1		-2
1	1	1	1	1	0	0	1	1	0
1	1	1	1	0	0	1	1		
0	0	0	0	0	0				
1	1	1	0	1	1	0	0	1	0

Booth

Booth2