# CS301 Embedded System and Microcomputer Principle

Lecture 2: STM32 MCU & GPIO

2023 Fall




## **Outline**

- CPU Overview
- CPU Registers & Memory Map
- GPIO



#### **ARM MCU inside view**

 The ARM microprocessor + Different peripherals manufactured by chip designers





## **ARM Microprocessor**

- ARM Cortex-A family:
  - Applications processors
  - Support OS and high-performance applications
  - Such as Smartphones, Smart TV




- ARM Cortex-R family:
  - Real-time processors with high performance and high reliability
  - Support real-time processing and missioncritical control



- ARM Cortex-M family:
  - Microcontroller
  - Cost-sensitive, support SoC







## **Arm families and Architectures**


	Application Corte Processors  Embedded Corte Processors  Classic ARM Processors			Cortex-A9  Cortex-A8		
CORE	) <del>-</del>	_	ARM11MP	Cortex-A5	Cortex-M7	
		ARM926	ARM176JZ	Cortex-R7	SC300	SC00
	ASC100	ARM968	ARM1136J	Cortex-R5	Cortex-M4	Cortex-M1
	ARM7TDMI	ARM946	ARM1156T2	Cortex-R4	Cortex-M3	Cortex-M0
Family	ARM7TDMI	ARM9E	ARM11	Cortex-A/R	Cortex-M	Cortex-M
Architecture Version	ARMv4T	ARMv5TJ	ARMv6	ARMv7A/R	ARMv7M/ME	ARMv8M



#### **Architecture**


- ARM Cortex M3
  - Harvard Architecture: CPU, Memories, Input/Output

#### **Von-Neumann**



Instructions and data are stored in the **same** memory.

#### **Harvard**




Data and instructions are stored into **separate** memories.



# **A Complete CPU**

- Arithmetic Logic Unit (ALU)
- Register file
- Control Unit






#### **ALU**

#### Performs


- arithmetic functions such as add, subtract, multiply, divide
- logic functions such as AND, OR, NOT, XOR,
- bit functions such shift, rotation
- Let's find out where are the following key elements
  - Operands
  - Operation
  - Flags
  - result





## **ALU Flags**


- Flags: special bits that provide information about the results of arithmetic and logical operations.
  - Z: Zero
  - N: Negative
  - V: oVerflow
  - C: Carry
- Where are the Flags?
  - stored in PSR
    - Program Status Register





## **ALU Operands**

- Operands: inputs to an arithmetic or logic operation
- Where are the operands?
  - Registers
    - Registers are used to temporarily store/retrieve operands
    - Every CPU includes several general/special purpose registers.
    - The number and width of registers are important metrics for measuring a CPU's performance.
  - Data Memory
    - Accessing memory is significantly slower than accessing registers





## **Memory Organization**

Data

Address

8 bits

32 bits

**OXFFFFFFF** 

- Memory is arranged as a series of "locations"
  - Each location has a unique "address"
  - Each location holds a byte (byte-addressable)
  - e.g. the memory location at address 0x080001B0 contains the byte value 0x70, i.e., 112
- 32-bit Address line
  - Max size: 2<sup>32</sup> = 4G (bytes)
  - Address range: 0x00000000 ~ 0XFFFFFFFF
- Values stored at each location can represent
  - either program data
  - or program instructions


70 0x080001B0 BC 0x080001AF 0x080001AE 18 0x080001AD **01** 0x080001AC **A0** 

0x00000000



# Little Endian vs Big Endian


- Little-endian
  - LSB of a word is at least memory address
- Big-endian
  - MSB of a word is at least memory address





#### **ALU Result**


- Where to store the results?
  - Generally, the same as the operands
  - Registers
  - Data Memory





### **Control Unit**

- Instruction Decoding
  - Analyz the Operation to Be Executed by the Instruction
- Dataflow
  - Identify the Sources of Operands and the Destination of the Result for the Instruction






## **Program Counter**

- Instruction fetch
  - A program consists of an instruction sequence stored in the program memory.
  - Instructions are processed sequentially, one after the other, the address of the next instruction to be executed is stored in the PC register (Program Counter)

• After an instruction is fetched, the PC is updated to point to the next instruction.





## **Outline**

- CPU Overview
- CPU Registers & Memory Map
- GPIO



ARM Cortex-M3 has


Register Bank: R0 - R15

purpose registers

**R0-R12**: 13 general-

## **CPU Registers**

- Fastest way to read and write
- Registers are within the processor chip
- Each register has 32 bits






## **CPU Registers**

- Low Registers (R0 R7)
  - Can be accessed by any instruction
- High Register (R8 R12)
  - Can only be accessed by some instructions
- Stack Pointer (R13)
  - Cortex-M3 supports two stacks
  - Main SP (MSP) for privileged access (e.g. exception handler)
  - Process SP (PSP) for application access
- Link Register
  - Stores the return address for function calls
- Program Counter (R15)
  - Memory address of the to be executed instruction
- Program Status Register



_	D31	D30	D29	D28		D7	D6	D5	D4	D3	D2	D1	D0
ı	N	Z	С	٧	Reserved	_	F	T	M4	М3	M2	M1	MO
	Condition code					Оре	eratir	ng mo	ode				



## **Memory Map**

- STM32 Memory is mapped into 8 blocks, each having 512 MB
- We specially take care about the following blocks.
  - Code
  - SRAM
  - Peripheral




Figure 9. Memory map 0xA000 1000 - 0xSFFF FFFF FSMC register 0xA000 0000 - 0xA000 0FFF FSMC bank4 PCCARD Overon comp., overth their FSMC bankii NAND (NANDE) 0x80000 00000 - 0x8FFFF FFFF FSMC bank? NAND (NAND1) 0x7000 0000 - 0x7FFF FFFF FSMC bank! NORVPSRAM 4 OxSC00 0000 - OxSFFF FFFF PSMC bank! NDEVPSRAM 9 0x6800 0000 - 0x68FF FFFF FSMC bank! NORFPSHAM 2 0x6400 0000 - 0x67TF FFFT FSMC bank! NOFVPSFIAM 1 Overoon good - Overott tittle 0x4002 4400 - 0x5FFF FFFF 0x4002 3000 - 0x4002 33FF 0x4002 2400 - 0x4002 2FFF Reserved Flooh interface 0x4002 2000 - 0x4002 23FF Reserved 0x4002 1400 - 0x4002 1FFF RCC 0x4002 1000 - 0x4002 13FF Reserved 0x4002 0400 - 0x4002 0EEE DMAN2 0x4002 0400 - 0x4002 07FF DMAI 0x4002 0000 - 0x4002 03FF 0x4001 8400 - 0x4001 FFFF 0x4001 8000 - 0x4001 83FF Reserved 0x4001 400 - 0x4001 7FFF 0x4001 3000 - 0x4001 3FFF 0x4001 3800 - 0x4001 3BFF USART1 0x4001 3400 - 0x4001 37FF TIMO 0x4001 3000 - 0x4001 33FF OXFFFF FFFF 512-Mbyte 0x4001 2C00 - 0x4001 2FFF TIME block 7 ADC2 0x4001 2000 - 0x4001 25FE Cortex-M3's 0x4001 2400 - 0x4001 27FF internal 0x4001 2000 - 0x4001 23FF 0xE000 00000 peripherals Port F 0x4001 1000 - 0x4001 1FFF OXDEFF FFFF 0x4001 1800 - 0x4001 1BFF Port E 0x4001 1400 - 0x4001 17FF 512-Mbyte 0x4001 1000 - 0x4001 13FF block 6 Port C Port B 0x4001 0000 - 0x4001 0FFF Not used 0x4001 0800 - 0x4001 0BFF Port A 0xC000 0000 0xBFFF FFFF 0x4001 0400 - 0x4001 07FF EXT Qu4001 0000 - 0x4001 03FF AFIO 512-Mbyte Howerve 0x4000 7000 - 0x4000 FFFF block 5 0x4000 7400 - 0x4000 77FF FSMC register 0x4000 7000 - 0x4000 73FF 0x4000 6000 - 0x4000 6FFF 0x4000 6800 - 0x4000 68FF 512-Mbyte BaCAN 0x4000 6400 - 0x4000 67FF block 4 Shared USBYCAN SRAM 512 0x4000 6000 - 0x4000 63FF bytes FSMC bank 3 Ox4000 SC00 - Ox4000 SEFF & bank4 0x4000 5800 - 0x4000 58FF 0x8000 0000 0x7FFF FFFF **PC1** 0x4000 5400 - 0x4000 57FF 512-Mbyte 0x4000 5000 - 0x4000 52FF block 3 UART 4 0x4000 4000 - 0x4000 4FFF FSMC bank1 0x4000 4000 - 0x4000 48FF & bank2 USART2 0x4000 4400 - 0x4000 47EE 0x6000 00000 0x4000 4000 - 0x4000 43FF Reserved OXSEFF FFFF SPI3N\*S3 0x4000 9000 - 0x4000 9FFF SPI2/PS2 0x4000 3800 - 0x4000 385FF block 2 **Portphorals** Reserved 0x4000 3400 - 0x4000 37FF IWDG 0x4000 0000 0x3FFF FFFF 0x4000 3000 - 0x4000 33FF WWDG 0x4000 2C00 - 0x4000 2FFF 0x4000 2800 - 0x4000 25FF 512-Mbyte block 1 Reserved 0x4000 1000 - 0x4000 27FF SRAM TIM7 0x4000 1400 - 0x4000 17FF TIMG 0x4000 1000 - 0x4000 13FF 0x2000 0000 TIME 0x4000 0000 - 0x4000 0FFF 512-Mbyte TIMA 0x4000 0800 - 0x4000 0BFF block 0 TIMES 0x4000 0400 - 0x4000 07FF Code TIME 0x4000 0000 - 0x4000 03FF 0x0000 0000 0x3FFF FFF Reserved 0x2000 FFFF SRAM (64 KB allased by bit-banding) 0x2000 0000 Option Bytes Ox1FFF F800 - Ox1FFF F80F Ox1FFF F000- Ox1FFF F7FF System memory Ow1EEE EEEE Reserved 0x0808 0000 OVOROZ FEEE Flash 989999 9999 Reserved 0x0008 0000 Allased to Flash or system 0x0007 FFFF memory depending on BOOT pins al14753d

0x0000 0000



STM32F103 Datasheet, Figure 9




## **Outline**


- CPU Overview
- CPU Registers & Memory Map
- GPIO



#### **GPIO**


- GPIO (General Purpose Input Output) pins are commonly used pins that can control the voltage levels (high or low) and can be read from or written to.
  - GPIO pins are named in groups, as ports PA, PB, PC, etc
  - Each port contains 16 pins numbered from 0 to 15
  - The ports appear to the CPU as registers (memory-mapped I/O), each bit corresponds to a pin and a port may be associated to many registers for different purposes (next page)








### STM32F103 Schematic






# **CPU Registers vs GPIO Registers**

- Processor can directly access processor registers
  - ADD r3,r1,r0; r3 = r1 + r0
- Processor accesses peripheral registers via memory mapped I/O
  - Each peripheral register is assigned a fixed memory address at the chip design stage
  - Processor treats peripherals registers the same as data memory
  - Processor uses load/store instructions to read from/write to memory (to be covered in future lectures)






## **Memory Mapped IO**






# **GPIO** Register Mapping

- Each port has seven I/O registers associated with it
- Each register has a specific memory address, Register Mapping assigned a name to each register address.





## **GPIO** Inside





#### **GPIO Mode**


- Default: floating input
- Often used: Input with pull-up/down (上拉/下拉输入), output push-pull (推挽输出)

GPIO Mode	Usage
Floating input (reset state)	Completely floating, and the state is undefined
Input with pull-up	With internal pull-up, defaults to high level (button)
Input with pull-down	With internal pull-down, defaults to low level
Analog mode	ADC, DAC
General purpose output Open-drain	Software I2C, SDA, SCL, etc
General purpose output push-pull	Strong driving capability, general-purpose output (LED)
Alternate function output Open-drain	On-chip peripheral functions (hardware I2C, SDA, SCL pins, etc)
Alternate function output Push-pull	On-chip peripheral functions (SPI, SCK, MISO, MOSI pins, etc)



## **GPIO Output Speed**

- Output Speed:
  - Speed of rising and falling
  - Four speeds: Low, Medium, Fast, High
- Tradeoff
  - Higher GPIO speed increases EMI noise and power consumption
  - Configure based on peripheral speed
    - Low speed for toggling LEDs
    - High speed for SPI






## **Programming GPIO**

- Basic Steps of GPIO programming
  - Enable the corresponding GPIO Clock
    - RCC->APB2ENR (GPIO is on APB2 bus)
  - Configure the GPIO Mode
    - Setting CRL/CRH to configure input/output mode
  - Set the output status if you are using GPIO as output
    - Setting ODR to configure output status
  - Read the input status if you are using GPIO as input
    - Setting ODR (to configure input with Pull-up/Pull-Down)
    - Reading from IDR (to get the input status)



# **CRL and CRH (Configuration Registers)**




Output (MODE>00)

CNFx bits		L
00	General purpose output push-pull	
01	General purpose output Open-drain	Г
10	Alternate function output Push-pull	
11	Alternate function output Open-drain	

MODEx bits	Direction	Max speed
00	Input	
01		10 MHz
10	Output	2 MHz
11		50 MHz

#### Input (MODE=00)

	CNFx bits	Configuration	Description
	00	Analog mode	Select this mode when you use a pin as an ADC
			input.
	01	Floating input	In this mode, the pin is high-impedance.
	10	Input with pull-	The value of ODR chooses if the pull-up or pull-
U		up/pull-down	down resistor is enabled. (1: pull-up, 0:pull-down)
	11	reserved	





#### **CRL and CRH**

#### Common settings:

- 0x3
  - MODEx 11 → output
  - CNFx 00 → pushpull
- 0x4 (default)
  - MODEx 00 → input
  - CNFx 01 → Hiz
- 0x8
  - MODEx 00 → input
  - CNFx 10 → pull-up/pull-down

#### Example

GPIOC->CRH &	= 0xFFF00FFF;	<pre>//clear settings</pre>	of PC11	and PC12
GPIOC->CRH	= 0x00038000;	<pre>//PC11 as input,</pre>	PC12 as	output
GPIOC->ODR	= 1<<11;	<pre>//set PC11 as ing</pre>	out with	pull-up

#### Output (MODE>00)


CNFx bits	
00	General purpose output push-pull
01	General purpose output Open-drain
10	Alternate function output Push-pull
11	Alternate function output Open-drain

#### Input (MODE=00)

CNFx bits	Configuration	Description
00	Analog mode	Select this mode when you use a pin as an ADC
		input.
01	Floating input	In this mode, the pin is high-impedance.
10	Input with pull-	The value of ODR chooses if the pull-up or pull-
	up/pull-down	down resistor is enabled. (1: pull-up, 0:pull-down)
11	reserved	



# IDR (Input Data Reg.) and ODR (Output Data Reg.)



|= 0x30000000; //set PC15 as output

GPIOC->ODR |= 1<<15; //Set output pin PC15 as high


GPIOC->CRH



#### IDR and ODR

• For LED0 and LED1 in STM32, should we set ODR bit to low or high in order to turn on the LED?


• For KEY in STM32, should we set pull-up or pull-down input mode?





## **Enabling Clocks**

- Example:
  - RCC->APB2ENR |= 1<<4; /\* Enable clocks for GPIO C ports \*/</li>
  - RCC->APB2ENR |= 0xFC; /\* Enable clocks for all GPIO ports \*/





## Sample Code

Toggling PA2

```
void delay_ms(uint32_t t);
int main()
    /* System clock must be initialed before */
    RCC->APB2ENR |= 0xFC; /* Enable clocks for GPIO
ports */
    GPIOA - > CRL = 0 \times 444444344; /* PA2 as output */
    while(1)
        GPIOA->ODR ^= (1<<2); /* toggle PA2 */
        delay ms(1000);
```