
### CS301 Embedded System and Microcomputer Principle

Lecture 10: Bus

2023 Fall



### Recap






### **Outline**

- Bus Introduction
- Bus Performance and Architecture
- Bus Timing
- SoC Bus AMBA



# Bus(总线)


A system without Bus





### Bus

- Bus: a shared communication link between subsystems
  - Each line or wire of a bus can at any one time contain a single binary digit.
  - Time Division:
    - At any given moment, only one component is allowed to send information to the bus. Multiple components send information to the bus in different time slots.
  - Shared:
    - Multiple components can be connected to the bus, and each component can exchange information through this set of lines.





### What defines a bus?

**Transaction Protocol** 

Timing and Signaling Specification

**Bunch of Wires** 


**Electrical Specification** 

Physical/Mechanical characteristics - the connections



### **Bus Classification**


- Classification based on functionality
  - Address bus (uni-directional)
    - CPU reads/writes data from memory by addressing a unique location
    - Each I/O device has a unique address as well
  - Data bus (bi-directional)
    - Carry information between source and destination
  - Control bus (bi-directional)
    - Signal requests and acknowledgments
    - Indicate what type of information is on the data lines







### Bus

- Bus signals are usually tri-stated
- Multiple pieces of data can be shared on a single set of wires using time multiplexing
- Address and data lines may be multiplexed



E	Α	Y
0	0	Z
0	1	Z
1	0	0
1	1	1





address/data muxing



### **Outline**

- Bus Introduction
- Bus Performance and Architecture
- Bus Timing
- SoC Bus AMBA



#### **Performance**

- Bus Width
  - The number of data bits transmitted simultaneously.
  - Examples: 32-bit, 64-bit, etc.
  - Wider bus width → Higher data transfer rate → Increased bandwidth.
- Bus Bandwidth
  - The amount of data transmitted on a bus within a specific time.
  - Measurement: Max data transfer rate (usually in MB/s).
- Bus Frequency
  - Speed at which the bus operates, might be different than clock frequency.
  - Higher clock frequency → Faster bus operation → Increased bandwidth.

Bus Bandwidth = Bus Width x Bus Frequency



### **Example 1**

#### Bandwidth = Width x Frequency

- Example: In the 32-bit bus system, the data and address are transferred on a shared bus. The clock frequency is 66MHz, during each clock cycle, two data transfers occur. (one on the rising edge and one on the falling edge).
  - 1. What is the maximum data transfer rate (bus bandwidth)?
  - Assume it takes 1 clock cycle to transmit the address. How much time needed for CPU writing 128 bit data to the memory if it's in burst transfer mode.

#### Solution Q1:

- 1 clock cycle: 2 bus transfers → bus frequency = 2 \* 66 MHz = 132 MHz
- Bus width = 32 bit = 4 byte
- Bus bandwidth = 4 \* 132 = 528 MB/s



### **Example 1**

- Example: In the 32-bit bus system, the data and address are transferred on a shared bus. The bus clock frequency is 66MHz, during each clock cycle, two data transfers occur. (one on the rising edge and one on the falling edge).
  - 1. What is the maximum data transfer rate (bus bandwidth)?
  - Assume it takes 1 clock cycle to transmit the address. How much time needed for CPU writing 128 bit data to the memory if it's in burst transfer mode.

#### Solution Q2:

- To transfer 128bits → 4 words data, it takes 1 clock cycle for address, and 2 clock cycles for data
- Latency = 3 \* clock period = 3/66MHz = 45ns



### **Example 2**


• In a 64-bits bus system, the bus clock frequency of 1GHz, and it takes 1 clock cycle to transmit the address/data. The burst transfer is not supported. The memory needs 6ns to prepare 64-bits data, how much time it takes to read 32 bytes data from memory.

#### Solution:

- Clock period = 1/1GHz = 1ns
- Bus width = 64/8 = 8bytes
- For each 8 bytes data transfer → 1 cycle for transferring address, 1 cycle for transferring data, 6 cycles for preparing data → 8 cycles
- To read 32 bytes date → 4 bus transfers → 32 clock cycles
- Latency = 32 \* clock period = 32ns




- Single level bus architecture
  - In a single bus structure, one common bus is used to communicate between peripherals and microprocessors.
  - Facilitates adding and removing IO devices.
  - Conflicts occur when multiple components need to use the bus, and priority needs to be determined.
  - Do not support burst transfer(突发传输)




burst transfer refers to the consecutive transfer of multiple data elements, initiated by a single address.



- Two level bus architecture
  - CPU centralized
    - Ease of adding or removing IO devices




- Memory centralized
  - Memory bus (M-bus) operates at a high speed, reducing the burden on the system bus






- Multilevel bus architecture
  - Memory centralized with DMA
    - Information exchange between IO devices and main memory doesn't require CPU intervention.





- Multilevel bus architecture
  - More advanced
    - Allowing various components to connect efficiently while maintaining high performance and data integrity.





### **Outline**

- Bus Introduction
- Bus Performance and Architecture
- Bus Timing
- SoC Bus AMBA



## **Bus Transaction Steps**

#### 1. Request:

- a device that wishes to initiate a transaction on the bus sends a request signal to the bus controller or arbiter
- Arbitration: If there are multiple devices contending for bus access, an arbitration process occurs. The arbiter determines which device should be granted access based on arbitration scheme

#### 2. Addressing:

Master sends address and control signal to the bus

#### 3. Transfer:

Master and slave perform data trainsmission.


#### 4. Complete:

 After the data transfer is complete, master removes relevant information from the bus and release the control from the bus.



## **Bus Timing**


- Co-ordination of events on bus
  - Synchronous controlled by a clock
  - Asynchronous timing is handled by well-defined specifications, i.e., a response is delivered within a specified time after a request
  - An event like CPU Reading from Main Memory:
    - Sending the address to the main memory
    - Sending the read signal to the main memory
    - Delivering the data on the data bus to the CPU





## **Synchronous Timing Diagram**


CPU(Master) reads/writes data from/to memory(Slave)





## **Asynchronous Timing- Read Diagram**


CPU(Master) reads data from memory(Slave)





## **Asynchronous Timing-Write Diagram**

CPU(Master) writes data to memory(Slave)





### **Bus Arbitration**

- Conflicts when more than one module controlling the bus
  - e.g. CPU and DMA controller
  - Only one module may control bus at one time
- Arbitration: choosing a master among multiple requests
  - Centralised
    - Single hardware device controlling bus access
      - Bus Controller
      - Arbiter
    - May be part of CPU or separate
  - Distributed
    - Each module may claim the bus
    - Control logic on all modules




### **Bus Arbitration Schemes**

- Centralized Arbitration
  - Serial Arbitration (Daisy Chain)
    - Devices connected in a chain.
    - Sequentially select the bus controller.
  - Parallel Arbitration (Independent Request)
    - Devices independently request bus access.
- Distributed Arbitration
  - Arbitration handled within individual bus devices.
  - Device failures don't affect others.



## **Daisy Chain Arbitration**


- All bus master use the same line for bus request.
- If the bus busy line is inactive, the bus controller gives the bus grant signal.
- Bus grant signal is propagated serially through all masters starting from nearest one.





## Independent Request Arbitration


- All bus masters have their individual bus request and bus grant lines.
- The controller knows which master has requested, so bus is granted to that master.
- Priorities of the masters are predefined so on simultaneous bus requests, the bus is granted based on the priority.





### **Distributed Arbitration**

- The arbiters are located within each device
  - The bus device arbiter sends its own arbitration number onto the shared bus.
  - The arbiter compares the arbitration number it receives from the bus with its own to determine priority.
  - If its own priority is lower, it withdraws its arbitration number.
  - The highest-priority arbiter remaining on the bus gains control of the bus.





### **Outline**

- Bus Introduction
- Bus Performance and Architecture
- Bus Timing
- SoC Bus AMBA



### **SOC Bus Architecture**

- Advanced Microcontroller Bus Architecture
  - On-chip bus protocol from ARM
    - On-chip interconnect specification for the connection and management of functional blocks including processor and peripheral devices
- AMBA2.0
  - AHB
    - Widely used on ARM7, ARM9 and ARM Cortex-M based deisgns
  - ASB
  - APB
- AMBA3.0
  - AXI3 (or AXI v1.0)
    - widely used on ARM Cortex-A processors including Cortex-A9
  - AHB-Lite v1.0
  - APB3 v1.0
  - ATB v1.0

AHB: Advanced High-performance Bus


ASB: Advanced System Bus

APB: Advanced Peripheral Bus



### AMBA2.0

- ARM Cortex-M processor uses AMBA2.0 to interface to the System Bus
  - Enables IP re-use
  - Flexibility
  - Compatibility
  - Well supported





### **AHB** and **APB**

- AHB (Advanced High-performance Bus)
  - High Performance
  - Connects CPUs, High-Speed Memory, DMA Controllers
  - High Bandwidth Data Transfer
  - Multiple Masters Supported
  - Ideal for High-Performance Components
- APB (Advanced Peripheral Bus)
  - Low-Power Peripheral Bus
  - Connects Low-Speed Peripherals
  - Suitable for Timers, GPIO Controllers, UART, etc.
  - Designed for Low-Speed, Low-Power Applications
  - Connects Peripheral Devices to System Bus



## STM32 System Diagram

