

Embedded System and Microcomputer Principle

LAB9 Watchdog -- WWDG

2023 Fall wangq9@mail.sustech.edu.cn



CONTENTS

- 1 WWDG Description
- 2 WWDG Registers
- How to Program
- 4 Practice



01



- -- Window Watchdog of STM32F103
- The STM32F10xxx have two embedded watchdogs peripherals which offer a combination of high safety level, timing accuracy and flexibility of use.
- The window watchdog (WWDG) clock is prescaled from the APB1 clock and has a configurable time-window that can be programmed to detect abnormally late or early application behavior.
- The WWDG is best suited to applications which require the watchdog to react within an accurate timing window.



- -- WWDG introduction
- The window watchdog is used to detect the occurrence of a software fault, usually generated by external interference or by unforeseen logical conditions, which causes the application program to abandon its normal sequence.
- The watchdog circuit generates an MCU reset on expiry of a programmed time period, unless the program refreshes the contents of the downcounter before the T6 bit becomes cleared.
- An MCU reset is also generated if the 7-bit downcounter value (in the control register) is refreshed before the downcounter has reached the window register value. This implies that the counter must be refreshed in a limited window.

- -- WWDG main features
- Window watchdog (WWDG)
- Programmable free-running downcounter
- Conditional reset
 - Reset (if watchdog activated) when the downcounter value becomes less than 0x40
 - Reset (if watchdog activated) if the downcounter is reloaded outside the window
- Early wakeup interrupt (EWI): triggered (if enabled and the watchdog activated) when the downcounter is equal to 0x40.




有分科技大学 SOUTHERN UNIVERSITY OF SCIENCE AND TECHNOLOGY

- -- WWDG functional description
- If the watchdog is activated (the WDGA bit is set in WWDG_CR register) and when the 7-bit downcounter (T[6:0] bits) rolls over from 0x40 to 0x3F (T6 becomes cleared), it initiates a reset.
- If the software reloads the counter while the counter is greater than the value stored in window register, then a reset is generated.
- The application program must write in the WWDG_CR register at regular intervals during normal operation to prevent an MCU reset. This operation must occur only when the counter value is lower than the window register value. The value to be stored in the WWDG_CR register must be between 0xFF and 0xC0:
 - Enabling the watch
 - Controlling the downcounter

- -- WWDG functional description(continued)
- Controlling the downcounter
 - This downcounter is free-running: It counts down even if the watchdog is disabled.
 - When the watchdog is enabled, the T6 bit must be set to prevent generating an immediate reset.
 - The T[5:0] bits contain the number of increments which represents the time delay before the watchdog produces a reset. The timing varies between a minimum and a maximum value due to the unknown status of the prescaler when writing to the WWDG_CR register.
 - The Configuration register (WWDG_CFR) contains the high limit of the window: To prevent a reset, the downcounter must be reloaded when its value is lower than the window register value and greater than 0x3F.
 - Note: The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is cleared).


-- WWDG functional description(continued)



有方科技

有方科技大学 SOUTHERN UNIVERSITY OF SCIENCE AND TECHNOLOGY

- -- WWDG timeout calculation
- $T_{WWDG} = T_{pclk1} * 4096 * 2^{WDGTB} * (T[5:0] + 1)$ - $T_{pclk1} : APB1clock period$



Min-max timeout value @36 MHz

Prescaler	WDGTB	Min timeout value	Max timeout value
1	0	113 µs	7.28 ms
2	1	227 µs	14.56 ms
4	2	455 µs	29.12 ms
8	3	910 µs	58.25 ms

Window watchdog timing diagram

- -- WWDG configuration steps
- Enable watchdog clock
- Set frequency division coefficient
- Set upper window value
- Enable early wakeup interrupt (EWI) and group (optional)
- Enable watchdog
- Refresh the value of watchdog t [6:0] (feed dog)
- Write interrupt service function





02

WWDG Registers

2. WWDG Registers



WWDG_CR: Control register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res	served							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Doc	onvod				WDGA				T[6:0]			
	Reserved							rs				rw			

Bits 31:8 Reserved, must be kept at reset value.

Bit 7 WDGA: Activation bit

This bit is set by software and only cleared by hardware after a reset. When WDGA = 1, the watchdog can generate a reset.

0: Watchdog disabled

1: Watchdog enabled

Bits 6:0 T[6:0]: 7-bit counter (MSB to LSB)

These bits contain the value of the watchdog counter. It is decremented every (4096 x 2^{WDGTB}) PCLK1 cycles. A reset is produced when it rolls over from 0x40 to 0x3F (T6 becomes cleared).

2. WWDG Registers



WWDG_CFR: Configuration register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res	served							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved				EWI	WDGT	TB[1:0]	W[6:0]							
						rs	n	W				rw			

Bit 31:10 Reserved, must be kept at reset value.

Bit 9 **EWI:** Early wakeup interrupt

When set, an interrupt occurs whenever the counter reaches the value 0x40. This interrupt is only cleared by hardware after a reset.

Bits 8:7 WDGTB[1:0]: Timer base

The time base of the prescaler can be modified as follows:

00: CK Counter Clock (PCLK1 div 4096) div 1

01: CK Counter Clock (PCLK1 div 4096) div 2

10: CK Counter Clock (PCLK1 div 4096) div 4

11: CK Counter Clock (PCLK1 div 4096) div 8

Bits 6:0 W[6:0]: 7-bit window value

These bits contain the window value to be compared to the downcounter.

2. WWDG Registers



WWDG_SR: Status register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res	served							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Reserve	d							EWIF
							Reserve	u							rc_w0

Bits 31:1 Reserved, must be kept at reset value.

Bit 0 EWIF: Early wakeup interrupt flag

This bit is set by hardware when the counter has reached the value 0x40. It must be cleared by software by writing '0. A write of '1 has no effect. This bit is also set if the interrupt is not enabled.




03



- Our Goal
 - Use EWI to make LED1 light on.
 - Use KEY1 interrupt to refresh WWDG.
 - If the program is reset, the variable output restarts to count from 0.
 - If WWDG is refreshed before the downcounter has reached the window register value, the variable output restarts to count from 0.
 - If WWDG is refreshed when the downcounter is between the window register value and 0x3F, the variable output counts increasingly by 1 each period.




Configure RCC






- Configure GPIO
 - Set PA15(KEY1) as external interrupt source
 - Set PD2(LED1) as output push-pull



	(Ctrl+F)				☐ Show	only Mod	ified Pins
Pin 💠	Signal	GPIO	GPIO	GPIO	Maxim	User L	Modified
PA15	n/a	n/a	Extern	Pull-up	n/a	KEY1	✓
PD2	n/a	High	Output	No pull	Low	LED1	V
	onfiguration	ſ	Hig	gh			~
	output level	ſ		gh utput Push	Pull		~




- Configure USART1
 - Set the USART1 as asynchronous mode






- Configure WWDG
 - Active the WWDG
 - Set the WWDG parameters, enable EWI





- Configure NVIC
 - Enable EXTI line[15:10] interrupt and window watchdog interrupt





- Some functions we used
 - Call HAL_WWDG_Refresh() function to refresh the WWDG (feed dog)

```
HAL_StatusTypeDef HAL_WWDG_Refresh(WWDG_HandleTypeDef *hwwdg)
{
    /* Write to WWDG CR the WWDG Counter value to refresh with */
    WRITE_REG(hwwdg->Instance->CR, (hwwdg->Init.Counter));

    /* Return function status */
    return HAL_OK;
}
```



- When the counter is 0x40, the EWI will be triggered, it will call HAL_WWDG_EarlyWakeupCallback(), which is a weak function, we should re-implement it in main.c or stm32f1xx_it.c
- In this demo, we light up the Green LED(PD2) in EWI callback function, to show critical information: when EWI is triggered, the system has software fault already.
- Let the interrupt finish in 1 cycle, because when the counter is 0x3F, MCU will be reset.

```
void HAL_WWDG_EarlyWakeupCallback(WWDG_HandleTypeDef* hwwdg)
{
         HAL_GPIO_WritePin(GPIOD, LED1_Pin, RESET);
}
```



 Configure the external interrupt, and refresh the WWDG by pressing the KEY1 in main.c or stm32f1xx_it.c

```
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
       switch (GPIO_Pin) {
               case KEY1 Pin:
                       if (HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin) == GPIO_PIN_RESET){
                                HAL_WWDG_Refresh(&hwwdg);
                       break;
               default:
                       break:
```



- Set a variable in main.c to show if the program is reset
- If the program is reset, the variable i will reset to 0.

```
HAL_GPIO_WritePin(GPIOD, LED1_Pin, SET);
int i = 0;
unsigned char msg[100];
HAL_UART_Transmit(&huart1, "Restart\r\n", 9, HAL_MAX_DELAY);
while (1)
       /* USER CODE END WHILE */
        /* USER CODE BEGIN 3 */
        i++;
        sprintf(msg, "i = %d\r\n", i);
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
        HAL_Delay(1000);
/* USER CODE END 3 */
```

3. Demo result



- The program is periodically reset, the value of variable i comes back to 1 (shown as Fig.1). The Green LED blinks.
- While pushing button KEY1, the program still can not run continuously(shown as Fig.2).




Fig.1 By default: The program resets periodically, Green LED blinks

₩ 正点原子串口调试!

i = 4
Restart
i = 1
Restart
i = 1
Restart
i = 1
i = 2

Fig.2 Pushing button can not correctly feed dog





04

Practice

4. Practice



- Run the WWDG demo on MiniSTM32 board.
- Explain the reason why pushing button KEY1, the program still can not run continuously.
- Tell the time range in the demo to refresh WWDG without resetting it.
- Disable the EWI and EXTI, use a timer interrupt to refresh WWDG in a suitable time to avoid resetting CMU, and tell the parameters of WWDG and TIMER of your design.




Fig.3 The program runs continuously

TIPS: When using timer interrupt, you should clear the interrupt flag before HAL_TIM_Base_Start_IT(&htim3) function.
 —HAL_TIM_CLEAR_IT(&htim3,TIM_IT_UPDATE);