



License: CERN OHL v1.2
Copyright © 2014 Inverse Path S.r.l.
Inverse Path S.r.l.
Sheet: /i.MX53 MISC/
File: imx53-misc.sch

Title: USB armory test board

Size: A3 Date: 20 Aug 2014 Rev: ALPHA
KiCad E.D.A. eeschema (2014-jan-25)-product Id: 4/10





License: CERN OHL v1.2
Copyright © 2014 Inverse Path S.r.l.
Inverse Path S.r.l.
Sheet: /Interfaces/
File: interfaces.sch


Title: USB armory test board

Size: A3 Date: 20 Aug 2014

KiCad E.D.A. eeschema (2014–jan–25)–product

Id: 5/10

/-



powered: NVCC_LVDS, NVCC_LVDS_BG https://community.freescale.com/thread/309316 floating: LVDS0_*, LVDS1_* Freescale QSB and SABRE reference schematics floating: LVDS_BG_RES MX53UG Rev. 1, 3/2011, pg 30 Design checklist, Recommendation 21 LVDSO_* and LVDS1_* pads are muxed, NVCC_LVDS, NVCC_LVDS_BG, LVDS_BG_RES are not.

> × R1 CSIO_DAT4 × R2 CSIO DATS DIO_PIN15 E4 X CSIO DATE DISPO_DATO
> DISPO_DAT1
> DISPO_DAT2
> DISPO_DAT3
> DISPO_DAT4
> DISPO_DAT5
> DISPO_DAT5
> DISPO_DAT6
> DISPO_DAT7 × R3 CSIO_DAT7 × T1 SIO_DAT8 × R4 SIO_DAT9 DISPO_DAT6
> DISPO_DAT7
>
> DISPO_DAT7 R5 (UART1_TX SIO_DAT10 T2 UART1_RX) SIO_DAT11 × T3 CSIO_DAT12 × T6 CSIO_DAT13 DISPO DAT13 DISPO_DAT13
>
> DISPO_DAT14
>
> DISPO_DAT15
>
> DISPO_DAT16
>
> DISPO_DAT17
>
> DISPO_DAT17
>
> DISPO_DAT19
>
> DISPO_DAT19
>
> DISPO_DAT20
>
> DISPO U2F CSI0_DAT14 MX53 × U1 × U2 SIO_DAT15 × T4 SIO_DAT16 DISPO_DAT20 F4 ×
> DISPO_DAT21 C1 ×
> DISPO_DAT22 E3 × × T5 SIO_DAT17 × U3 DISPO_DAT23 C3 X CSIO_DAT18 × U4 DIO_DISP_CLK H4 × CSIO_DAT19 × P4 CSIO_VSYNC × P1 CSIO_PIXCLK × P2 CSIO_MCLK × P3 CSIO_DATA_EN

PMIC_LD03_2V8

License: CERN OHL v1.2 Copyright © 2014 Inverse Path S.r.l.

Inverse Path S.r.l. Sheet: /Unused/

File: unused.sch Title: USB armory test board

Size: A3 Date: 20 Aug 2014
KiCad E.D.A. eeschema (2014-jan-25)-product Rev: ALPHA

TVDAC_VREF Y18 × TVDAC_COMP AA19 X TVDAC_IOR TVDAC_AHVDDRGB_2 V16

floating: SATA_REFCLKP, SATA_REFCLKM, SATA_RXP, SATA_RXM, SATA_TXM, SATA_TXP, SATA_REXT IMX531EC Rev. 6, 03/2013, pg 117 4.7.13.4 SATA Connectivity when not in use

Warning: The temperature sensor is disabled when $\ensuremath{\mathsf{SATA}}$ module is not powered.

SATA_RXP B12 X SATA_RXM A12 X

SATA_TXM SATA_TXP A10 X

SATA_REXT C13 ×

grounded: VP1, VP2, VPH1, VPH2 IMX53IEC Rev. 6, 03/2013, pg 117 4.7.13.4 SATA Connectivity when not in use

U2H

MX53

All the SATA pads are not muxed.

A15 VP1

B9 VPH2

× B14 SATA_REFCLKP × A14 SATA_REFCLKM

B15 VP2

U16 TVDAC_AHVDDRGB_1 U17

All the TVE pads are not muxed.


TVE module not used, but we use the GPIO powered by this TVE power rail. Next revision: consider using alternate GPIOs.


floating: TVDAC_VREF https://community.freescale.com/thread/309316

floating: TVDAC_COMP MX53UG Rev. 1, 3/2011, pg 29 Design checklist, Recommendation 14

floating: TVDAC_IO*, TVCDC_IO* MX53UG Rev. 1, 3/2011, pg 29 Design checklist, Recommendation 15

floating: TVDAC_DHVDD, TVDAC_AHVDDRGB IMX53IEC Rev. 6, 03/2013, pg 26 4.2.3 Power Supplies Usage





BOOT_CFG1[7:6] = 01 - Boot from ESDHC interfaces
BOOT_CFG1[5] = 0 - SD/eSD
BOOT_CFG1[4] = 0 - Fast Boot Support: Normal Boot
BOOT_CFG1[4] = 0 - Normal Speed Mode
BOOT_CFG1[3] = 0 - Normal Speed Mode
BOOT_CFG1[2] = x - ignored in SD/eSD boot mode
BOOT_CFG1[1]/BT_FREQ = 0 - ARM Frequency 800 MHz
BOOT_CFG1[0]/BT_MMU_ENABLE = 0 - MMU/Cache is disabled during the boot

 $\begin{array}{lll} {\sf BOOT_CFG2[7:5]} = xx1 - {\sf Bus\ Width:\ 4\ bit} \\ {\sf BOOT_CFG2[4]/AXI-DDR\ Freq} = 0 - 200\ {\sf MHz\ AXI,\ 400MHz\ DDR} \\ {\sf BOOT_CFG2[3]/OSC_FREQ_SEL} = 0 - {\sf auto\ detection} \end{array}$

License: CERN OHL v1.2 Copyright © 2014 Inverse Path S.r.l. Inverse Path S.r.l. Sheet: /Boot/ File: boot.sch Title: USB armory test board Size: A3 Date: 20 Aug 2014
KiCad E.D.A. eeschema (2014-jan-25)-product Rev: ALPHA

