EEC 180 Lab 3 David Zhang and Justin Hsu 1/28/25

Check off:

| Universi Department of Ele | ity of California, Davis ctrical & Computer Engineering | | | |
|--|--|--|--|--|
| EEC 180 | Winter 2025 | | | |
| Laboratory | Report Cover Sheet | | | |
| Laboratory Exercise Number | 3 | | | |
| Title of the Laboratory Exercise | | | | |
| Date | 1/23/208 | | | |
| | s of Team Members | | | |
| 1. Panel Zhang 2. Tirbin Histo | | | | |
| Preparation (Pre-lab) Verification | | | | |
| TA Signature: Aty Ju 2 | | | | |
| Completion Verification | | | | |
| TA Signature: PMF1 thy Jan 23rd | | | | |
| Lab Score: + all parts they Ja 3 dr | | | | |
| Laboratory Grading Weightage | | | | |
| Preparation | 20% | | | |
| Design Quality & Correctness | 50% | | | |
| Report | 30% | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| AND DESCRIPTION OF THE PARTY OF | | | | |

Description of design:

For the 4 bit leading zero detector, it was small enough in number of possible inputs that we were able to use a truth table and k-maps to design the logic for the leading zero detector.


For the 8 bit leading zero detector, since there could be 2^8=256 possible input combinations, it is quickly apparent that using a truth table to solve and design the circuitry is extremely impractical. As a result, we had to create a module to combine 2 leading zero detector outputs. As a result, we came up with the logic that if the first 4 bits of the 8 bit number are 0, to add up the number of 0s in from both the leading zero detector outputs, and if the first 4 bits of the number are not 0 (there is a 1 in the first 4 bits of the number), to only look at the number of 0s from the first leading zero detector output.

Statement of Contribution:


Justin wrote the LZD code for part I and II, David wrote up the LED display code. Testbenches were split between both members. Contributions were evenly split between both members, while the actual code was written by only one member, coming up with the solutions for each part was done equally. The Report write up was split evenly between both members.

Prelab:

| Prelab | Leading zero | dutector | |
|--|--|---|---|
| T ~ 60 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 | Number of 1 2 1 0 1 0 0 0 1 1 0 1 0 0 1 0 | leading 0s 2 AB (00 01 11 10 00 00 11 00 00 10 00 00 00 0 | 1 AS 00 00 11 10 00 0 1 1 1 1 |
| 0 1 0 0 0 0 1 0 1 0 0 0 1 1 1 1 1 1 1 1 | 001 | 01 00 0 0 11 0 0 0 0 10 0 0 0 0 | 01 0 0 0 0 |
| 1 0 0 0 | 0 0 0 0 0 0 0 0 0 | 0 AB 00 01 11 10 00 0 11 0 0 | $0 = \overline{A}B + \overline{A}\overline{C}D$ |
| 1 1 0 1 | 000 | 0 | 751769 |



Part I:



Part II:

