

## EEC 180 Lab 2

Justin Hsu and David Zhang

1/23/25

Check off

How our design works:

For part 1, we manually instantiated each full adder for a total of 8 full adders in order to perform 8 bit binary addition. For part 3, rather than manually instance a k bit adder, we instead used a generate loop where we could instead specify how many to generate rather than manually instance it instead. Using the generate loop was much less tedious, infinitely more scalable, and generally made the code less cluttered and more cohesive.

For part 2, we simply wired all of the full adders and gates together using a lot of wires. Since it was supposed to be done structurally, we just followed the diagram provided on the lab handout.

For the testbenches we wrote self checking testbenches where an error would occur when the simulated result did not match with the expected result. This made debugging much easier as we did not have to go back and manually match the outputs one by one.

Statement of contribution:

We worked backwards starting from part 3. Work for part 3 was evenly distributed, both labmates worked to debug the synthesis and simulation. Justin wrote the structural code for part 2, David wrote the decoder for display. Part 1 was done by Justin. Write up work was split evenly between both lab mates.

# Prelab

## Prelab

1. The difference between behavioral and structural HDL code is that structural code literally describes what gates are being used and how those gates are wired up to build a module. This allows you as the designer to create exactly what you want-bypassing the automatic layout that the compiler will perform. Behavioral HDL code describes the relationship of the inputs to the output by using boolean operations such as AND, NOT, OR, etc. This lets the computer optimize gate placement and wiring.
2. Behavioral vs structural
  - a. Behavioral

```
Module halfAdder (A, B, S, C);

    Input A, B;
    Output S, C;

    Assign S = A ^ B;
    Assign C = A & B;

Endmodule
```
  - b. Structural


```
Module halfAdder (A, B, S, C);

    Input A, B;
    Output S, C;


    And(C, A, B);
    XOR(S, A, B);

Endmodule
```

# Part 1



## Part 2



The screenshot displays the ModelSim GUI with the following components:

- Instance:** A tree view showing the testbench hierarchy, including components like MA, #INITIAL#83, and #vsim\_capacity#.
- Objects:** A list of objects in the simulation, including A (1010), B (1011), P (0110...), i (10), and j (x).
- Wave:** A window showing the waveform for the testbench/P component. It displays a table of values for St0 and St1 across 8 time steps (0 to 7). The values for St0 are 01101110, and for St1, they are 0, 1, 1, 1, 1, 1, 1, 1. The waveform is visualized as a green signal on a black background.
- Transcript:** A window showing the simulation log, including the command 'run' and the resulting output for the multiplier circuit.

**Transcript Output:**

```

couldn't open "transcript": permission denied
# Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# Loading project lab2_part2-test-1
ModelSim> vsim -gui work.testbench
# vsim -gui work.testbench
# Start time: 21:52:41 on Jan 23,2025
# Loading work.testbench
# Loading work.multiplier
# Loading work.full_adder
add wave -position insertpoint \
sim:/testbench/P
VSIM 3> run
# A=0000 B=0001 P=00000000
# A=0001 B=0010 P=00000010
# A=0010 B=0011 P=00000110
# A=0011 B=0100 P=00001100
# A=0100 B=0101 P=00010100
# A=0101 B=0110 P=00011110
# A=0110 B=0111 P=00101010
# A=0111 B=1000 P=00111000
# A=1000 B=1001 P=01001000
# A=1001 B=1010 P=01011010
VSIM 4>

```

## Part 3

