
EEC 180 Lab 2 Justin Hsu and David Zhang 1/23/25

Check off



How our design works:

For part 1, we manually instanced each full adder for a total of 8 full adders in order to perform 8 bit binary addition. For part 3, rather than manually instance a k bit adder, we instead used a generate loop where we could instead specify how many to generate rather than manually instance it instead. Using the generate loop was much less tedious, infinitely more scalable, and generally made the code less cluttered and more cohesive.

For part 2, we simply wired all of the full adders and gates together using a lot of wires. Since it was supposed to be done structurally, we just followed the diagram provided on the lab handout.

For the testbenches we wrote self checking testbenches where an error would occur when the simulated result did not match with the expected result. This made debugging much easier as we did not have to go back and manually match the outputs one by one.

Statement of contribution:

We worked backwards starting from part 3. Work for part 3 was evenly distributed, both labmates worked to debug the synthesis and simulation. Justin wrote the structural code for part 2, David wrote the decoder for display. Part 1 was done by Justin. Write up work was split evenly between both lab mates.

Prelab


```
Prelab

The difference between behavioral and structural HDL code is that structural code literally describes what gates are being used and how those gates are wired up to build a module. This allows you as the designer to create exactly what you want-bypassing the automatic layout that the compiler will perform. Behavioral HDL code describes the relationship of the inputs to the output by using boolean operations such as AND, NOT, OR, etc. This lets the computer optimize gate placement and wiring.

Behavioral vs structural
                  a. Behavioral


Module halfAdder (A, B, S, C);
                                                       Input A, B;
Output S, C;
                                                       Assign S = A ^ B;
Assign C = A & B;
                  b. Structural
                                          Module halfAdder (A, B, S, C);
                                         Input A, B;
Output S, C;
                                         And(C, A, B);
XOR(S, A, B);
                           Endmodule
```

Part 1



VSIM 10>

Part 2



Part 3

