		Implied	Relative	Accumulator	Immediate #nn	Zero Page \$nn	Zero Page,X \$nn,X	Zero Page,Y \$nn,Y	Absolute \$0100	Absolute,X \$0100,X	Absolute,Y \$0100,Y	Indirect (\$nnnn)	(Indirect,X) (\$nn,X)	(Indirect),Y (\$nn),Y	CZIDBV
DC	Add with Carry	no params	jr	works on A	&nn \$69 2 2	(&00nn) \$65 2 3	(&00nn+X) \$75 2 4	(&00nn+Y)	(80100) \$6D.3.4	(&0100+X) \$7D 3 4/5	(&0100+Y) \$79 3 4/5	((&nnnn)) \$72.3	((&00nn+X)) \$61 2 6	((&00nn)+Y) \$71 2 5/6	* 67 -
ND	Add with Carry Logical AND				\$29 2 2	\$25 2 3	\$35 2 4		\$2D 3 4	\$3D 3 4/5	\$39 3 4/5	\$32.3	\$21 2 6	\$31 2 5/6	Ovf7 Z
SL	Arithmetic Shift Left (SLA)			\$0A 1 2	Ψ23 2 2	\$06 2 5	\$16 2 6		\$0E 3 6	\$1E 3 7	φυυ υ 4/υ	Ψ32 3	Φ21 2 0	Φ31 2 3/0	7 Z
	Branch if Carry Clear C=1 (JP C,)		\$90 2 2/3/4												
CS	Branch if Carry Set C=0 (JP NC,)		\$B0 2 2/3/4												
EQ	Branch if Equal to Zero ($Z = 1$ JP Z ,)		\$F0 2 2/3/4												
IT	Bit Test (And A with mem loc)				\$89 2	\$24 2 3	\$34 2		\$2C 3 4	\$3C 3					- Z 6
MI	Branch if Minus (S = 1)		\$30 2 2/3/4												
NE	Branch if Not Equal to Zero (Z = 0 JP NZ,)		\$D0 2 2/3/4 \$10 2 2/3/4												
IPL IRK	Branch if Plus (S = 0) Break	\$00 1 7	\$10 2 2/3/4												
VC	Branch if Overflow Clear	Φ00 1 7	\$50 2 2/3/4												
VS	Branch if Overflow Set		\$70 2 2/3/4												
	Clear Carry Flag		\$10 E E/0/1												=0
LD	Clear Decimal Mode	\$D8 1 2													=0
LI	Clear Interrupt Mask (EI)	\$58 1 2													=0
LV	Clear Overflow Flag	\$B8 1 2													=
MP	Compare Accumulator to Memory				\$C9 2 2		\$D5 2 4		1.	\$DD 3 4/5	\$D9 3 4/5	\$D2 3	\$C1 2 6	\$D1 2 5/6	> =
PΧ	Compare with Index Register X				\$E0 2 2	\$E4 2 3			\$EC 3 4						> =
PΥ	Compare with Index Register Y				\$C0 2 2				\$CC 3 4						> =
EC	Decrement			\$3A (or DEA)		\$C6 2 5	\$D6 2 6		\$CE 3 6	\$DE 3 7					- Z
ΞX	Decrement Index Register X	\$CA 1 2													- Z
EY OR	Decrement Index Register Y	\$88 1 2 \$49 2 2				\$45 2 3	\$55 2 4		\$40.24	\$5D 3 4/5	\$50 2/1/F	\$52 3	\$1126	\$51 2 5/6	- Z
C C	Logical Exclusive-OR (XOR) Increment	Ψ+3 ∠ ∠		\$1A (or INA)		\$E6 2 5	\$F6 2 6		\$EE 3 6		ψυσ 3/4/3	Ψ32 3	Φ41 2 0	Ψ31 2 3/0	- Z
X	Increment Index Register X	\$E8 1 2		φτν (OI IINA)		Ψ_0 2 3	ψι U Z U		ΨΕΕ 3 0	Ψι Δ Ι					- Z
Υ	Increment Index Register X Increment Index Register Y	\$C8 1 2													- Z
1P	Jump to New Location								\$4C 3 3	\$7C 3		\$6C 3 5			- 2
R	Jump to Subroutine								\$20 3 6						
Α	Load Accumulator				\$A9 2 2	\$A5 2 3	\$B5 2 4			\$BD 3 4/5	\$B9 3 4/5	\$B2 3	\$A1 2 6	\$B1 2 5	- Z
X	Load Index Register X				\$A2 2 2	\$A6 2 3		\$B6 2 4	\$AE 3 4		\$BE 3 4/5				- Z
Υ	Load Index Register Y				\$A0 2 2	-	\$B4 2 4		\$AC 3 4						- Z
R	Logical Shift Right (BitShift Right topbit 0)			\$4A 1 2		\$46 2 5	\$56 2 6		\$4E 3 6	\$5E 3 7					- z
OP	No Operation	\$EA 1 2													
RA	Logical (Inclusive) OR				\$09 2 2	\$05 2 3	\$15 2 4		\$0D 3 4	\$1D 3 4/5	\$19 3 4/5	\$12 3	\$01 2 6	\$11 2 5/6	- Z
IA.	Push Accumulator onto Stack (PUSH A)	\$48 1 3													
IP ^	Push Processor Status (PUSH F)	\$08 1 3													
A D	Pull Accumulator from Stack (POP A)	\$68 1 4													- Z
.P DL	Pull Processor Status (POP F)	\$28 1 4		\$2A 1 2		\$26 2 5	\$36 2 6		\$2E 3 6	\$3E 3 7					SSSSS
)L)R	Rotate Left through Carry (RLCA)			\$2A 1 2 \$6A 1 2		\$66 2 5	\$76 2 6		\$6E 3 6	\$3E 3 7 \$7E 3 7					old7 Z
T T	Rotate Right through Carry Return from Interrupt (RETI)	\$40 1 6		ΨυΛ 1 2		Ψ00 2 3	Ψ10 Z 0		ΨOL 3 0	Ψ. Δ. Ι					old0 Z
S	Return from Interrupt (RET) Return from Subroutine (RET)	\$60 1 6													S S S S S
BC	Subtract with Carry	- 30 1 0			\$E9 2 2	\$E5 2 3			\$ED 3 4	\$FD 3 4/5	\$F9 3 4/5	\$F2.3	\$E1 2 6	\$F1 2 5/6	Ovf7 Z
C	Set Carry (SCF)	\$38 1 2			42022	\$2020			\$25 0 .	4. 2 0 ./0	4.00.00	4. 2 0	42120	4. 2 2 0/0	1
ED.	Set Decimal Flag	\$F8 1 2													1
ΞΙ	Set Interrupt Mask (Disable Interrupts)	\$78 1 2													1
	Store Accumulator					\$85 2 3	\$95 2 4		\$8D 3 4	\$9D 3 5	\$99 3 5	\$923	\$81 2 6	\$91 2 6	
ГХ	Store Index Register X					\$86 2 3		\$96 2 4	\$8E 3 4						
ΓY	Store Index Register Y					\$84 2 3	\$94 2 4		\$8C 3 4						
٩X	Transfer Accumulator to Index Register X	\$AA 1 2													- z
٩Y	Transfer Accumulator to Index Register Y	\$A8 1 2													- Z
SX	Transfer Stack Pointer to X (LD X,SP)	\$BA 1 2													- Z ·
(A	Transfer Index Register X to Accumulator	\$8A 1 2													- Z
(S	Transfer X to Stack Pointer (LD SP,X)	\$9A 1 2													
Ά	Transfer Index Register Y to Accumulator	\$98 1 2													- Z ·
BR	Proposition in Proposition come (Fe02)					\$0f-\$7F 2									
SS	Branch if bit n is Reset (also some 65c02) Branch if bit n is Set (also some 65c02)					\$8f-\$FF 2									
RA	Branch Relative Always (JR)		\$80 2			φυι-ψι-Γ Ζ									
R	Branch to subroutine (Call Relative)	\$44 2 8	500 2												
_X	Clear X	\$82 1 2													
.Y	Clear Y	\$C2 1 2													
SH	Change Speed High (7.16 MHz)	\$D4 1 3													
SL.	Change Speed Low (1.78 MHz)	\$54 1 3													
	Push X	\$DA 1													
X	Pull X	\$FA 1													
	Push Y	\$5A 1													
Y	Pull Y	\$7A 1				ቀበን ቀን፣									
ИВ XX	Reset Memory Bit n (also some 65c02)	\$22 1 3				\$07-\$77									
	Swap A and X Swap A and Y	\$42 1 3													
ΞT	Set T flag (works on ADC, AND, EOR, ORA,SBC)	\$F412													
	Set Memory Bit n (also some 65c02)					\$87-\$F7									
0	ST0 - Store (HuC6270) VDC No. 0				\$03 2 5										
	ST1 - Store (HuC6270) VDC No. 1				\$13 2 5										
2	ST2 - Store (HuC6270) VDC No. 2				\$23 2 5										
Р	Stop processor until next RST (HALT – not	\$D8 1													
Z	Store Zero to address					\$64 2	\$74 2		\$9C 3	\$9E 3					
Y	Swap X and Y registers	\$02 1 3													
	Transfer Alternate Increment				\$F3 7 17+										
AI.	Tranfer Accumulator to MPR				\$53 2 5										
M M	Transfer Increment Alternate				\$E3 7 17+										
M A					\$73 7 17+										
N NM A	Transfer Increment Increment		1		\$D3 7 17										
d dM A	Transfer Increment Increment Transfer Increment														
MA	Transfer Increment Increment Transfer Increment Tranfer MPR to Accumulator				\$43 2 4	6440			#100						
AI AM A I N MA	Transfer Increment Transfer Increment Tranfer MPR to Accumulator Test and Reset Bits with A				\$43 2 4	\$14.2			\$1C 3						
MA	Transfer Increment Increment Transfer Increment Tranfer MPR to Accumulator				\$43 2 4	\$04 2	\$ <u>\</u> 2227	\$93 4 8	\$0C 3						