# RISC-V Processor Trace Version 0.026-DRAFT 2889c62563defc03693b3e52bc2d44e0aaf91780

Gajinder Panesar <gajinder.panesar@ultrasoc.com>, UltraSoC Technologies Ltd.

April 5, 2019

# Contents

1	Intr	oducti	on	1
		1.0.1	Nomenclature	2
2	Bra	nch Tr	race	3
	2.1	Instru	ction Delta Tracing	3
		2.1.1	Sequential Instructions	3
		2.1.2	Uninferable PC Discontinuity	4
		2.1.3	Branches	4
		2.1.4	Interrupts and Exceptions	4
		2.1.5	Synchronization	4
		2.1.6	Optional and run-time configurable modes	5
			2.1.6.1 Full address	5
			2.1.6.2 Implicit exception	5
			2.1.6.3 Implicit return	5
			2.1.6.4 Branch prediction	5
3	Ing	ress Po	ort	7
	3.1	Interfa	ace Requirements	7
		3.1.1	Jump Classification and Target Inference	9
	3.2	Instru	ction Interface	11
		3.2.1	Simplifications for single-retirement	12
		3.2.2	Alternative Multiple-retirement interface configurations	13

		3.2.3	Example Retirement Sequences	 13
		3.2.4	Sideband signals	 13
		3.2.5	Parameters	 14
		3.2.6	Discovery of parameter values	 16
4	Filt	ering		19
	4.1	Using	trigger outputs from Debug Module	 20
5	Exa	ample A	Algorithm	21
	5.1	Full vs	s Differential Addresses	 22
	5.2	Forma	at selection	 23
6	Tra	ce Enc	coder Output Packets	25
7	Fut	ure dir	rections	33
	7.1	Data t	trace	 33
	7.2	Fast p	profiling	 33
	7.3	Inter-i	instruction cycle counts	 33
	7.4	Using	a jump target cache to further improve efficiency	 34

# List of Figures

5.1	Delta Mode 1 instruction trace algorithm	•			•			•	•				•	24
6.1	Example Encapsulated Packet Format													25

# List of Tables

3.1	Core-Encoder signals - common	10
3.2	Core-Encoder signals - multiple retirement	11
3.3	Core-Encoder signals - multiple non-taken branches	11
3.4	Core-Encoder signals - single retirement	12
3.5	Call/return <b>context_type</b> values and corresponding actions	13
3.6	Example 1: 9 Instructions retired over three cycles, 2 branches	14
3.7	User Sideband Encoder Ingress signals	14
3.8	User Sideband Encoder Egress signals	15
3.9	Parameters to the encoder	15
4.1	Debug module trigger support (mcontrol)	20
6.1	Packet Payload Format 1 - general format	27
6.2	Packet Payload Format 1 - with address	28
6.3	Packet Payload Format 1 - no address, branch map	28
6.4	Packet Payload Format 1 - no address, branch count	29
6.5	Packet Payload Format 2	29
6.6	Packet Payload Format 3	30
6.7	te_support payload	31
6.8	packet_lost payload	31

# Introduction

In complex systems understanding program behavior is not easy. Unsurprisingly in such systems, software sometimes does not behave as expected. This may be due to a number of factors, for example, interactions with other cores, software, peripherals, realtime events, poor implementations or some combination of all of the above.

It is not always possible to use a debugger to observe behavior of a running system as this is intrusive. Providing visibility of program execution is important. This needs to be done without swamping the system with vast amounts of data and one method of achieving this is via Processor Branch Trace.

This works by tracking execution from a known start address and sending messages about the deltas taken by the program. These deltas are typically introduced by jump, call, return and branch type instructions, although interrupts and exceptions are also types of deltas.

Software, known as a decoder, will take this compressed branch trace and reconstruct the program flow. This can be done off-line or whilst the system is executing.

In RISC-V, all instructions are executed unconditionally or at least their execution can be determined based on the program, the instructions between the deltas are assumed to be executed sequentially. This characteristic means that there is no need to report them via the trace, only whether the branches were taken or not and the address of taken indirect branches or jumps. If the program counter is changed by an amount that cannot be determined from the execution binary, the trace decoder needs to be given the destination address (i.e. the address of the next valid instruction). Examples of this are indirect branches or jumps, where the next instruction address is determined by the contents of a register rather than a constant embedded in the source code

Interrupts generally occur asynchronously to the program's execution rather than intentionally as a result of a specific instruction or event. Exceptions can be thought of in the same way, even though they can be typically linked back to a specific instruction address. The decoder generally does not know where an interrupt occurs in the instruction sequence, so the trace encoder must report the address where normal program flow ceased, as well as give an indication of the asynchronous destination which may be as simple as reporting the exception type. When an interrupt or exception occurs, or the processor is halted, the final instruction executed beforehand must be traced.

This document serves to specify the ingress port (the signals between the RISC-V core and the encoder), compressed branch trace algorithm and the packet format used to encapsulate the compressed branch trace information.

#### 1.0.1 Nomenclature

In the following sections items in **font** are signals or attributes within a packet.

Items in *italics* refer to parameters either built into the hardware or configurable hardware values.

A decoder is a piece of software that takes the packets emitted by the encoder and is able to reconstruct the execution flow of the code executed in the RISC-V core.

### **Branch Trace**

#### 2.1 Instruction Delta Tracing

Instruction delta tracing, also known as branch tracing, works by tracking execution from a known start address by sending information about the deltas taken by the program. Deltas are typically introduced by jump, call, return and branch type instructions, although interrupts and exceptions are also types of delta.

Instruction trace delta modes provide an efficient encoding of an instruction sequence by exploiting the deterministic way the processor behaves based on the program it is executing. The approach relies on an offline copy of the program being available to the decoder, so it is generally unsuitable for either dynamic (self-modifying) programs or those where access to the program binary is prohibited. There is no need for either assembly or high-level source code to be available, although such source code will aid the debugger in presenting the decoded trace.

This approach can be extended to cope with small sections of deterministically dynamic code by arranging for the decoder to request instruction memory from the target. Memory lookups generally lead to a prohibitive reduction in performance, although they are suitable for examining modest jump tables, such as the exception/interrupt vector pointers of an operating system which may be adjusted at boot up and when services are registered. Both static and dynamically linked programs can be traced using this approach. Statically linked programs are straightforward as they generally operate in a known address space, often mapping directly to physical memory. Dynamically linked programs require the debugger to keep track of memory allocation operations using either trace or stop-mode debugging.

#### 2.1.1 Sequential Instructions

For instruction set architectures where all instructions are executed unconditionally or at least their execution can be determined based on the program, the instructions between the deltas are assumed to be executed sequentially. This characteristic means that there is no need to report them via the trace, only whether the branches were taken or not and the address of taken indirect jump.

#### 2.1.2 Uninferable PC Discontinuity

If the program counter is changed by an amount that cannot be inferred from the execution binary, the trace decoder needs to be given the destination address (i.e. the address of the next valid instruction). Examples of this are indirect jumps, where the next instruction address is determined by the contents of a register rather than a constant embedded in the source code.

#### 2.1.3 Branches

When a branch occurs, the decoder must be informed of whether it was taken or not. For a direct branch, this is sufficient. There are no indirect branches in RISC-V; an indirect jump is an uninferable PC discontinuity.

#### 2.1.4 Interrupts and Exceptions

Interrupts are a different type of delta, they generally occur asynchronously to the program's execution rather than intentionally as a result of a specific instruction or event. Exceptions can be thought of in the same way, even though they can be typically linked back to a specific instruction address. The decoder generally does not know where an interrupt occurs in the instruction sequence, so the trace must report the address where normal program flow ceased, as well as give an indication of the asynchronous destination which may be as simple as reporting the exception type. When an interrupt or exception occurs, or the processor is halted, the final instruction executed beforehand must be traced. Following this, for an interrupt or exception, the next valid instruction address (the first of the interrupt or exception handler) must be traced in order to instruct the trace decoder to classify the instruction as an indirect jump even if it is not.

#### 2.1.5 Synchronization

In order to make the trace robust there needs to be regular synchronization points within the trace. Synchronization is made by sending a full valued instruction address (and potentially a context identifier). The decoder and debugger may also benefit from sending the reason for synchronizing. The frequency of synchronization is a trade-off between robustness and trace bandwidth.

The instruction trace encoder needs to synchronise fully:

- After a reset.
- When tracing starts.
- If the instruction is the first of an interrupt service routine or exception handler (hardware context change).
- After a prolonged period of time.

#### 2.1.6 Optional and run-time configurable modes

The following modes are optional, and if present must be run-time selectable. The active run-time options must be reported in the *te\_support* packet, which is issued by the encoder whenever the encoder configuration is changed.

#### 2.1.6.1 Full address

All packet formats apart from format 3 output addresses in differential form by default. An option to output full addresses for all packet formats is a useful debugging aid for software decoder developers. It will always result in less efficient trace encoding.

#### 2.1.6.2 Implicit exception

The exception handler base address is specified by stvec/mtvec, and in some RISC-V implementations the lower address bits can be specified by mcause/scause. By default, both these values are reported when an exception or interrrupt occurs, via the format 3, subformat 1 packet. The 'implicit exception' option omits the trap handler address, and will improve efficiency in cases where the decoder can infer the address of the trap handler from just the exception cause.

#### 2.1.6.3 Implicit return

Although a function return is usually an indirect jump, well behaved programs following a calling convention return to the point in the program from which the function was called, and as such it is possible to determine the execution path without being explicitly notified of the destination address of the return. The 'implicit return' option can result in very significant improvements in trace encoder efficiency. It utilizes a counter to keeps track of the number of nested calls being traced. The counter increments on uninferable calls, and decrements on returns (see Section 3.1.1 for definitions). The counter will not over or underflow, and is reset to 0 whenever a format 3  $te_{-inst}$  packet is sent. Returns will be treated as inferable and will not generate a trace packet if the count is non-zero (i.e. the associated call was already reported in a  $te_{-inst}$  message).

#### 2.1.6.4 Branch prediction

Whilst recording the taken/not-taken status of each branch in a branch map is efficient, there are some cases where this can result in a relatively large volume of trace. For example:

- Executing tight loops of straight-line code. Each iteration of the loop will add a bit to the branch map;
- Sitting in an idle loop waiting for an interrupt. This produces large amounts of trace when nothing of any interest is actually happening!

• Breakpoints, which in some implementations also spin in an idle loop.

The prediction scheme implemented in the encoder will need to be modelled in the decoder software. The predictor shall comprise a a lookup table of  $2^N$  entries, where N is specified by a parameter. Each entry is indexed by bits N:1 of the instruction address (or N+1:2 if compressed instructions aren't supported), and each contains a 2-bit prediction state:

- 00: predict 0, transition to 01 if prediction fails;
- 01: predict 0, transition to 00 if prediction succeeds, else 11;
- 11: predict 1, transition to 10 if prediction fails;
- 10: predict 1, transition to 11 if prediction succeeds, else 00.

We could also consider the gShare predictor (see Hennessy & Patterson). Some further experimentation is needed to determine the benefits of different lookup table sizes and predictor algorithms.

# Ingress Port

#### 3.1 Interface Requirements

This section describes in general terms the information which must be passed from the RISC-V core to the trace encoder, and distinguishes between what is mandatory, and what is optional.

The following information is mandatory:

- The number of instructions that are being retired;
- Whether there has been an exception or interrupt, and if so the cause (from the *mcause/scause* CSR) and trap value (from the *mtval/stval* CSR);
- The current privilege level of the RISC-V core;
- The *instruction\_type* of retired instructions for:
  - Jumps with a target that cannot be inferred from the source code;
  - Taken branches;
  - Return from exception or interrupt (\*ret instructions).
- $\bullet$  The  $instruction\_address$  for:
  - Jumps with a target that *cannot* be inferred from the source code;
  - Taken branches;
  - The instruction executed immediately after a jump or taken branch (also referred to as the target or destination of the jump or taken branch);
  - The last instruction executed before an exception or interrupt;
  - The first instruction executed following an exception or interrupt;
  - The last instruction executed before a privilege change;
  - The first instruction executed following a privilege change;
  - The first and last instruction being retired.

• The number of nontaken branches being retired.

The following information is optional:

- Context information:
  - The context and/or Hart ID;
  - The type of action to take when context changes.
- The *instruction\_type* of instructions for:
  - Calls with a target that *cannot* be inferred from the source code;
  - Calls with a target that *can* be inferred from the source code;
  - Tail-calls with a target that *cannot* be inferred from the source code;
  - Tail-calls with a target that can be inferred from the source code;
  - Returns with a target that *cannot* be inferred from the source code;
  - Returns with a target that can be inferred from the source code;
  - Co-routine swap;
  - Jumps which don't fit any of the above classifications with a target that *cannot* be inferred from the source code;
  - Jumps which don't fit any of the above classifications with a target that *can* be inferred from the source code;
  - Nontaken branches.
- If context is supported then the *instruction\_address* for:
  - The last instruction executed before a context change:
  - The first instruction executed following a context change.

The mandatory information is the bare-minimum required to implement the branch trace algorithm outlined in Chapter 5. The optional information facilitates alternative or improved trace algorithms:

- Significant improvements in trace efficiency can be achieved by not reporting the return addresses of functions where the associated function call has been traced. This requires the encoder to keep track of the number of nested function calls, and to do this it must be aware of all calls and returns regardless of whether the target can be inferred or not;
- A simpler algorithm useful for basic code profiling would only report function calls and returns, again regardless of whether the target can be inferred or not;
- Branch prediction techniques can be used to further improve the encoder efficiency, particularly for loops. This requires the encoder to be aware of the address of nontaken branches.

#### 3.1.1 Jump Classification and Target Inference

Jumps are classified as *inferable*, or *uninferable*. An *inferable* jump has a target which can be deduced from the source code. This means the target of the jump is supplied via

- a constant;
- a register which contains a constant (e.g. the destination of an *lui* or *c.lui*);
- a register which contains a constant offset from the PC (e.g. the destination of an *auipc*).

Jumps which are not *inferable* are by definition *uninferable*.

Jumps may optionally be further classified according to the recommended calling convention:

#### • Calls:

```
- jal x1;
- jal x5;
- jalr x1, rs where rs != x1;
- jalr x5, rs where rs != x5;
```

- *c.jalr* rs1.
- Tail-calls:

```
- jalr x0, rs where rs != x1 and rs != x5;
```

- c.jr rs1 where rs1 != x1 and rs1 != x5.
- Returns:

```
- jalr x0, rs where rs == x1 or rs == x5;
```

- -c.jr rs1 where rs1 == x1 or rs1 == x5.
- Co-routine swap:

```
- jalr x1, x1;
```

- jalr x5, x5.
- Other:
  - jal rd where rd != x1 and rd != x5;
  - jalr rd, rs where rd != x0 and rd != x1 and rd != x5.

Table 3.1: Core-Encoder signals - common

	Encoder signals - common  Function
Signal	
$itype[itype\_width\_p-1:0]$	Termination type of the instruction block (see
	Section 3.1.1 for definitions of codes 6 - 15):
	0: Final instruction in the block is none of the
	other named itype codes;
	1: Exception. An exception occurred following
	the final retired instruction in the block;
	2: Interrupt. An interrupt occurred following
	the final retired instruction in the block;
	3: Exception return;
	4: Nontaken branch;
	5: Taken branch;
	6: Uninferable jump;
	7: Co-routine swap;
	8: Uninferable call;
	9: Inferrable call;
	10: Uninferable tail-call;
	11: Inferrable tail-call;
	12: Uninferable return;
	13: Inferrable return;
	14: Other uninferable jump;
	15: Other inferable jump.
cause[ecause_width_p-1:0]	Exception or interrupt cause
	(mcause/scause),
	Ignored unless <b>itype</b> =1 or 2.
tval[iaddress_width_p-1:0]	The associated trap value, e.g. the faulting vir-
	tual address for address exceptions, as would be
	written to the mtval/stval CSR. Future op-
	tional extensions may define <b>tval</b> to provide an-
	cillary information in cases where it currently
	supplies zero
	Ignored unless <b>itype</b> =1 or 2.
priv[privilege_width_p-1:0]	Privilege level for all instructions in this block.
context[context_width_p-1:0]	Context and/or Hart ID for all instructions in
	this block.
$iaddr[iaddress\_width\_p-1:0]$	The address of the 1st instruction retired in this
	block.
	Invalid if <b>iretires</b> =0
context_type[context_type_width_p-1:0]	Behavior type of <b>context</b>
	0: Context change with discontinuity;
	1: Precise context change;
	2: Imprecise context change;
	3: Notification.

Signal	Function
iretire[iretire_width_p-1:0]	Number of halfwords represented by instructions
	retired in this block.
	The size of the last retired instruction. For cases
	where the address of the last retired instruction
	is needed.

Table 3.2: Core-Encoder signals - multiple retirement

Table 3.3: Core-Encoder signals - multiple non-taken branches

Signal	Function
$\mathbf{ntkn}[ntkn\_width\_p-1:0]$	Number of nontaken branches in this block.

#### 3.2 Instruction Interface

This section describes the interface between a RISC-V core and the trace encoder that conveys the information described in the previous section.

Tables 3.1, 3.2 and 3.3 list the signals in the interface designed to efficiently support retirement of multiple instructions per cycle. The following discussion describes the multiple-retirement behavior. However, for cores that can only retire one instruction at a time, the signalling can be simplified, and this is discussed subsequently in Section 3.2.1.

The information presented on the ingress port represents a contiguous block of instructions starting at **iaddr**, all of which retired in the same cycle. Note if **itype** is 1 or 2 (indicating an exception or an interrupt), the number of instructions retired may be zero. **cause** and **tval** are only defined if **itype** is 1 or 2. If **iretire**=0 and **itype**=0, the values of all other signals are undefined.

**iretire** contains the number of half-words represented by instructions retired in this block, and **ilastsize** the size of the last instruction. Half-words rather than instruction count enables the encoder to easily compute the address of the last instruction in the block without having access to the size of every instruction in the block.

If address translation is enabled, **iaddr** is a virtual address, else it is a physical address. Virtual addresses narrower than *iaddress\_width\_p* bits must be sign-extended to make computation of differential addresses easier, and physical addresses narrower than *iaddress\_width\_p* bits must be zero-extended.

Cores can retire multiple non-taken branches per clock cycle, indicated via **ntkn**. However, a consequence of this is that the encoder will be unaware of the addresses of some non-taken branches, which will prevent the use of a branch predictor to improve compression (see Section 2.1.6.4. For cores that can only retire a maximum of one non-taken branch per clock cycle, **ntkn** can be omitted, provided all non-taken branches are indicated via **itype**. The number of non-taken branches is **ntkn** if **ntkn** is non-zero, or 1 if **itype** = 4 and **ntkn** is zero. In other words, if for example **ntkn** is 2 and **itype** = 4, the encoder will interpret this as 2 non-taken branches, not 3.

For cores that can retire a maximum of N taken branches per clock cycle, the signal group (**iretire**, **itype**, **ntkn** (if present), **ilastsize**, **iaddr**) must be replicated N times. Signal group 0 represents

Signal Function

iretire[0:0] Number of instructions retired in this block (0 or 1).

Table 3.4: Core-Encoder signals - single retirement

information about the oldest instruction block, and group N-1 represents the newest instruction block. The interface supports no more than one privilege, context, exception or interrupt per cycle and so **priv**, **context**, **context**\_**type**, **cause** and **tval** are not replicated. Futhermore, **itype** can only take the value 1 or 2 in one of the signal groups, and this must be the newest valid group (i.e. **iretires** and **itype** must be zero for higher numbered groups). If fewer than N taken branches are retired in a cycle, then lower numbered groups must be used first. For example, if there is one taken branch, use only group 0, if there are two taken branches, instructions upto the 1st taken branch must be reported in group 0 and instructions upto the 2nd taken branch must be reported in group 1 and son on.

The **context** field can be used to convey any additional information to the decoder. For example:

- The Hart ID;
- The software thread ID;
- It could be used to convey the values of CSRs to the decoder by setting **context** to the CSR number and value when a CSR is written.

Table 3.5 specifies the actions for the various **context\_type** values.

#### 3.2.1 Simplifications for single-retirement

For cores that can only retire one instruction at a time, the interface can be simplified to the signals listed in tables 3.1 and 3.4. The simplifications can be summarized as follows:

- As the number of instructions that are retired in a block is only 0 or 1, the encoder does not need information to enable it to deduce the address of the last instruction retired (it is the same as the 1st and only instruction retired). So **ilastsize** is not necessary, and **iretire** simply indicates whether an instruction retired or not;
- As the number of non-taken branches retired is never more than 1, and can always be indicated via **itype**, **ntkn** is not necessary.

The parameter *retires\_p* which indicates to the encoder the maximum number of instructions that can be retired per cycle can be used by an encoder capable of supporting single or multiple retirement to select the appropriate interpretation of **iretire**. **ilastsize** and **ntkn** encoder inputs must be tied low when attached to a single-retirement core that does not provide these outputs.

Type	Value	Actions
Context change with discontinuity	0	An example would be a change of Hart.
		Need to report the last instruction executed on
		the previous context, as well as the 1st on the
		new context.
		Treated the same as an exception.
Precise context change	1	Need to output the address of the 1st instruc-
		tion, and the new context.
		If there were unreported branches beforehand,
		these need to be output first.
		Treated the same as a privilege change.
Imprecise context change	2	An example would be a SW thread change.
		Report the new context value at the earliest con-
		venient opportunity.
		It is reported without any address information,
		and the assumption is that the precise point of
		context change can be deduced from the source
		code (e.g. a CSR write).
Notification	3	An example would be a watchpoint.
		Need to output the address of the watchpoint
		instruction.
		The context itself is not output.

Table 3.5: Call/return **context\_type** values and corresponding actions

#### 3.2.2 Alternative Multiple-retirement interface configurations

For a core that can retire multiple instructions per cycle, but no more than one taken branch, the preferred solution is to use one of each of the signals from tables 3.1, 3.2 and optionally 3.3. However, an alternative approach would be to provide explicit details of every instruction retired by using N sets of the signal group (**iretire**, **itype**) from tables 3.1 and 3.4 with the groups detailing one instruction each (replicating the single retirement example N times).

#### 3.2.3 Example Retirement Sequences

#### 3.2.4 Sideband signals

In some circumstances there will be some sideband signals which may affect the encoder's behavior, for example to start and/or stop encoding. There will sometimes be cases where the encoder may be required to affect the behaviour of the core, for example stalling.

Note, any user defined information that needs to be output by the encoder will need to be applied to the **context** value.

 Retired
 Instruction Trace Block

 1000: divuw
 iretire=7, iaddr=0x1000, ntkn=0, itype=8

 1004: add
 1008: or

 100C: c.jalr
 0940: addi

 0944: c.beq
 iretire=4, iaddr=0x0940, ntkn=1, itype=5

 0946: c.bnez
 0988: lbu

 098C: csrrw
 iretire=4, iaddr=0x0988, ntkn=0, itype=0

Table 3.6: Example 1: 9 Instructions retired over three cycles, 2 branches

Table 3.7: User Sideband Encoder Ingress signals

Signal	Function
<b>user</b> $[user\_width\_p-1:0]$	Filtering sideband signals (see Chapter 4)
halted	Core is stalled or halted
reset	Core in reset

#### 3.2.5 Parameters

The encoder will have some configurable or variable parameters. Some of these are related to port widths whilst others may indicate the presence or otherwise of various feature, e.g. filter or comparators. Table 3.9 outlines the list of parameters.

How the parameters are input to the encoder is implementation specific. The number range of some of the parameters may be implementation specific.

Table 3.8: User Sideband Encoder Egress signals

Signal	Function
stall	Stall request to core

Table 3.9: Parameters to the encoder

Parameter name	Range	rameters to the encoder  Description
$bpred\_size\_p$		Number of entries in the branch predictor is 2 <sup>bpred_size_p</sup> . Minimum number of entries is 2,
		so a value of 0 indicates that there is no branch
		predictor implemented.
$call\_counter\_size\_p$		Number of bits in the nested call counter is 2 <sup>call_counter_size_p</sup> . Minimum number of entries is 2, so a value of 0 indicates that there is no
		implicit return call counter implemented.
$context\_type\_width\_p$	2	Width of the <b>context_type</b> bus
$context\_width\_p$		Width of context bus
$ecause\_width\_p$		Width of exception cause bus
$ecause\_choice\_p$		Number of bits of exception cause to match us-
		ing multiple choice
filter_context_p	0 or 1	Filtering on context supported when 1
$filter\_ecause\_p$		Filtering on exception cause supported when
		non_zero. Number of nested exceptions supported is 2 <sup>filter_ecause_p</sup>
$filter\_interrupt\_p$	0 or 1	Filtering on interrupt supported when 1
$filter\_privilege\_p$	0 or 1	Filtering on privilege supported when 1
$filter\_tval\_p$	0 or 1	Filtering on trap value supported when 1
$iaddress\_lsb\_p$		LSB of instruction address bus to trace. 1 is compressed instructions are supported, 2 otherwise
$iaddress\_width\_p$		Width of instruction address bus. This is the same as $XLEN$
$iretire\_width\_p$		Width of the <b>iretire</b> bus
$iletine\_wiatin\_p$ $ilastsize\_width\_p$		Width of the <b>lettre</b> bus  Width of the <b>ilastsize</b> bus
$itype\_width\_p$		Width of the <b>itype</b> bus
nocontext_p	0 or 1	Exclude context from $te\_inst$ packets if 1
$nocontext\_p$ $notval\_p$	0 or 1	Exclude context from te_inst packets if 1  Exclude trap value from te_inst packets if 1
$notval_p$ $ntkn\_width\_p$	0.01.1	Width of the <b>ntkn</b> bus
$\frac{nikn\_wiain\_p}{privilege\_width\_p}$		Width of the first bus Width of privilege bus
retires_p		Maximum number of instructions that can be
, , , , , ,		retired per block
$taken\_branches\_p$		Number of times <b>iretire</b> , <b>itype</b> , <b>ntkn</b> is replicated
$user\_width\_p$		Width of user-defined filter qualifier input bus

#### 3.2.6 Discovery of parameter values

The parameters used by the encoder must be discoverable at runtime. Some external entity, for example a debugger or a supervisory hart would issue a discovery command to the encoder. The encoder will provide the discovery information as encapsulated in the following parameters in one or more different formats. The preferred format would be in a packet which is sent over the trace infrastructure.

Another format would may be allowing the external entity to read the values from some register or memory mapped space maintained by the encoder.

- minor\_revision. Identifies the minor revision.
- version. Identifies the module version.
- comparators. The number of comparators is comparators + 1.
- filters. Number of filters is filters + 1.
- bpred\_size. Number of entries in the branch predictor is 2<sup>bpred\_size</sup>. No predictor if 0.
- call\_counter\_size. Width of the nested call counter is 2<sup>call\_counter\_size</sup>. No counter if 0.
- $context\_type\_width$ . Width of the **context\\_type** bus is  $context\_type\_width + 1$ .
- $context\_width$ . Width of context input bus is  $context\_width + 1$ .
- ecause\_choice. Number of LSBs of the ecause input bus that can be filtered using multiple choice.
- $ecause\_width$ . Width of the ecause input bus is  $ecause\_width + 1$ .
- filter\_context. Filtering on the context input bus supported when 1.
- $filter\_ecause$ . Filtering on the ecause input bus supported when non-zero. Number of nested exceptions supported is  $2 \frac{filter\_ecause}{}$ .
- filter\_interrupt. Filtering on the interrupt input signal supported when 1.
- filter\_privilege. Filtering on the privilege input bus supported when 1.
- filter\_tval. Filtering on the tval input bus supported when 1.
- $iaddress\_lsb$ . LSB of iaddress output in trace encoder data messages is  $iaddress\_lsb + 1$ .
- $iaddress\_width$ . Width of the iaddress input bus is  $iaddress\_width + 1$ .
- $ilastsize\_width$ . Width of the **ilastsize** bus is  $ilastsize\_width + 1$ .
- $itype\_width$ . Width of the itype bus is  $itype\_width + 1$ .
- $iretire\_width$ . Width of the **iretire** bus is  $iretire\_width + 1$ .
- nocontext. Context ignored when 1.

- notval. Trap value ignored when 1.
- $ntkn\_width$ . Width of the ntkn bus is  $ntkn\_width + 1$ .
- $privilege\_width$ . Width of the privilege input bus is  $privilege\_width + 1$ .
- retires. Maximum number of instructions that can be retired per block is retires + 1.
- rv32. ISA is RV32 when 1.
- taken\_branches. Number of times **iretire**, **itype**, **ntkn** is replicated is taken\_branches + 1.
- $user\_width$ . Width of the **user** bus is  $user\_width + 1$ .

# Filtering

The instruction trace encoder must be able to filter on the following inputs to the encoder:

- The instruction address
- The context
- The exception cause
- Whether the exception is an interrupt or not
- The privilege level
- Tval
- User specific signals

Internal to the encoder will be several comparators and filters. The actual number of these will vary for different classes of devices. The filters and comparators must be configured to provide the trace and filtering required. There will be three command types needed to set up the filtering operation.

- 1. Set up comparator
  - Which input bus to compare
    - (a) address
    - (b) context
    - (c) tval
  - Which comparator(s) to use which filtering operation to enable
    - (a) *eq*
    - (b) neq
    - (c) *lt*
    - (d) lte

- (e) *gt*
- (f) gte
- (g) always
- 2. Value e.g. start address
- 3. Set up filter
- 4. Set match
  - Configure matching behaviour for exception, privilege and user sideband

The user may wish to:

- 1. Trace instructions between a range of addresses
- 2. Trace instruction from one address to another
- 3. Trace interrupt service routine
- 4. Start/stop trace when in a particular privilege
- 5. Start/stop trace when context changes or is a particular value
  - This can be HARTs and/or software contexts. If the latter this would be
  - Start/stop trace when specific instruction
  - Start/stop based on **user** sideband signals
  - This could be the specific CSR value being presented to the Encoder

### 4.1 Using trigger outputs from Debug Module

The debug module of the RISC-V core may have a trigger unit. This exposes a 4-bit field as shown in table 4.1.

Table 4.1: Debug module trigger support (mcontrol)

Value	Description
2	Trace on
3	Trace off
4	Trace single. The 'single' action for an instruc-
	tion trigger could cause just that instruction to
	be traced if connected to a <b>user</b> input; Alterna-
	tively it could be used to assert the 'Notification'
	context_type to generate a watchpoint trace.

# Example Algorithm

An example algorithm for compressed branch trace is given in figure 5.1. In the diagram, the following terms are used:

- Qualified? An instruction that meets the filtering criteria is qualified, and will be traced;
- Branch? Is the instruction a branch or not (itype values 4 or 5, or a non-zero ntkn);
- branch map. A vector where each bit represents the outcome of a branch. A 0 indicates the branch was taken, a 1 indicates that it was not;
- inst. Abbreviation for 'instruction';
- resync count. A counter used to keep track of when it is necessary to send a synchronization packet (see Section 2.1.5, final bullet). The exact mechanism for incrementing this counter are not specified, but options might be to count the number of te\_inst packets emitted, or the number of clock cycles elapsed since the last synchronization message was sent;
- max\_resync. The resync counter value that schedules a synchronization packet;
- updiscon. Uninferable PC disconinuity. This identifies an instruction that causes the program counter to be changed by an amount that cannot be predicted from the source code alone (itype values 6, 7, 8, 10, 12 or 14);
- te\_inst. The name of the packet type emitted by the encoder (see Chapter 6);
- e\_ccd. An exception has been signalled, or context has changed and should be treated as an uninferable PC discontinuity (see Table 3.5);
- ppch. Privilege has changed, or context has changed and needs to be reported precisely (see Table 3.5);
- ppch\_br. As above, but branch map not empty;
- resync\_br. The resync counter has reached the maximum value and there are entries in the branch map that have not yet been output. These must be output before the subsequent synchronization packet, which does not report branch map history;

- er\_ccdn. Instruction retirement and exception signalled on the same cycle, or context has changed and should be treated as an uninferable PC discontinuity, or context notify (see Table 3.5);
- exc\_only. Exception signaled without simultaneous retirement;
- cci. context change that can be reported imprecisely (see Table 3.5).

Figure 5.1 shows instruction by instruction behavior, as would be seen in a single-retirement system only. Whilst the ingress port allows the RISC-V core to provide information on multiple retiring instructions simultaneously, the resultant packet sequence generated by the encoder must be the same as if retiring one instruction at a time.

A 3-stage pipeline is assumed, such that the encoder has visibility of the current, previous and next instructions. All packets are generated using information relating to the current instruction. The orange diamonds indicate decisions based on the previous (or last) instruction, the green diamond indicates a decision based on the next instruction, and all other diamonds are based on the current instruction.

Additionally, the encoder can generate two further packet types, not shown on the diagram for clarity (see Chapter 6):

- a te\_support packet is sent when the encoder is enabled or disabled, or its configuration is changed, and also after the last qualified instruction has been traced. This informs the decoder of the operating mode of the encoder, and also that tracing has stopped;
- a packet\_lost packet is sent if trace packets are lost (for example if the buffer into which packets are being written fills up. In this situation, the 1st packet loaded into the buffer when space next becomes available should be a packet\_lost packet. Following this, tracing will resume with a sync packet.

Note: if the **halted** or **reset** sideband signals are asserted (see Table 3.7) the encoder will behave as if it has received an unqualified instruction (output  $te\_inst$  reporting the address of the last instruction, followed by  $te\_support$ );

#### 5.1 Full vs Differential Addresses

Addresses can be output in one of two ways: full or differential.

- The full address is the actual address of the current instruction;
- The differential address is the difference between the actual address of the current instruction and the actual address of the instruction reported in the previous packet that contained an address.

Packet formats 1 and 2 include a differential address, whilst format 3 includes the full address.

#### 5.2 Format selection

In all cases but one, the packet format (3) is determined only by a 'yes' outcome from the associated decision. The choice between formats 1 or 2 for the case in the middle of the diagram needs further explanation.

If there are no branches that need to be reported, packet format 2 is used.

If there are branches to report, format 1 is used.

If there is no address to report, then there are two sub-formats of format 1. If branch prediction is supported and is enabled, then there is a choice of whether to output a full branch map, or a count of correctly predicted branches. In order to chose the count, the number of correctly predicted branches must be at least 31. If there are 31 unreported branches (i.e. the branch map is full), but not all of them were predicted correctly, then the branch map will be output. If all 31 unreported branches were correctly predicted, then the encoder starts counting subsequent correct predictions, and will output a count under the following conditions:

- A branch is mis-predicted. The count value will be the number of correctly predicted branches, minus 31. **no\_mispred** will be 0, indicating that the next branch failed its prediction;
- An updiscon, interrupt or exception requires the encoder to output an address. In this case the encoder will output the branch count with **no\_mispred** set to 1, followed by a format 2 packet reporting the address (not yet shown in Figure 5.1). **DISCUSSION POINT:** This is the only scenario so far where the encoder is required to output 2 packets as a result of a single instruction. One way to avoid this would be to use format 0 vs 1 to distinguish between branch map and branch count (eliminating the need for the **branch\_fmt** bit). However, this uses up the currently free format. The other far less attractive alternative is to add a **branch\_fmt** bit to all format 1 packets, which has the major disadvantage of impacting the efficiency of all format 1 packets;
- The branch count reaches its maximum value (0xffff). **no\_mispred** will be set to 1 to indicate that the outcome of the next branch cannot be inferred (it will be explicitly recorded and output later).

The packet formats are organized so that the address is always the final field. Minimizing the number of bits required to represent the address reduces the total packet size and significantly improves efficiency. See Chapter 6.




Figure 5.1: Delta Mode 1 instruction trace algorithm

# Trace Encoder Output Packets

Figure 6.1 gives an example of a possible basic structure for packets emerging from the encoder, in network order (1st transmitted byte is on the left). This shows how the payload maybe encapsulated. The header includes the packet length, and the index identifies the source of the packet. Different instantiations or implementations may have different encapsulating structures. This will typically be dependent upon such things as the trace routing infrastructure within the SoC. In order to support this, the encoder must provide the following information to the encapsulator:

- The packet type;
- The packet length, in bytes;
- The packet payload.

The remainder of this section describes the contents of the payload portion which should be independent of the infrastructure. In each table, the fields are listed in transmission order: first field in the table is transmited first, and multi-bit fields are transmitted LSB first.



Figure 6.1: Example Encapsulated Packet Format

This packet payload format is used to output encoded instruction trace. Four different formats are used according to the needs of the encoding algorithm. The following tables show the format of the payload - i.e. excluding any encapsulation.

In order to achieve best performance, actual packet lengths may be adjusted using 'sign based compression'. At the very minimum this should be applied to the address field, but ideally will be applied to the whole packet. This technique eliminates identical bits from the most significant end of the packet, and adjusts the length of the packet accordingly. A decoder receiving this shortened packet can reconstruct the original full-length packet by sign-extending from the most significant received bit. An example of how this technique is used to choose between address formats is given

in Section 5.1. The same principal can be applied to the entire packet, and the length (typically given in bytes) adjusted accordingly.

Where the payload length given in the following tables, or after applying sign-based compression, is not a multiple of whole bytes in length, the payload must be sign-extended to the nearest byte boundary.

Whilst offering maximum encoding efficiency, variable length packets can present some challenges, specifically in terms of identifying where the boundaries between packets occur either when packed packets are written to memory, or when packets are streamed offchip via a communications channel. Two potential solutions to this are as follows:

- If the maximum packet payload length is  $2^N$ -1 (for example, if N is 5, then the maximum length is 31 bytes), and the minimum packet payload length is 1, then a sequence of at least  $2^N$  zero bytes cannot occur within a packet payload, and therefore the first non-zero byte seen after a sequence of at least  $2^N$  zero bytes must be the first byte of a packet. This approach can be used for alignment in either memory or a data stream;
- An alternative approach suitable for packets written to memory is to divide memory into blocks of M bytes (e.g. 1kbyte blocks), and write packets to memory such that the first byte in every block is always the first byte of a packet. This means packets cannot span block boundaries, and so zero bytes must be used to pad between the end of the last message in a block and the block boundary.

Table 6.1: Packet Payload Format 1 - general format

Field name	Bits	Description
format	2	01 (diff-delta): includes branch map and differ-
		ential address
branches	5	Number of valid bits in branch-map. The length
		of branch-map is determined as follows:
		0: 31 bits (address is not valid)
		1: 1 bit
		2-9: 9 bits
		10-17: 17 bits
		18-25: 25 bits
		26-31: 31 bits
		For example if branches = 12, the branch-map
		is 17 bits long, and the 12 LSBs are valid.
		In most cases when the branch map is full there
		is no need to report an address, and this is in-
		dicated by setting branches to 0. The exception
		to this is when the instruction immediately prior
		to the final branch causes an unpredictable dis-
		continuity.
${ m branch\_fmt}$	Number of bits is	Next field is <b>branch_map</b> if 0, or
	1 if <b>branches</b> is 0,	branch_count if 1.
	or 0 otherwise (i.e.	
	field omitted).	
branch_map	Number of bits	An array of bits indicating whether branches are
	determined by	taken or not.
	branches and	Bit 0 represents the oldest branch instruction
	branch_fmt fields.	executed. For each bit:
		0: branch taken
1 1	NI 1 Cliv	1: branch not taken
branch_count	Number of bits is	Count of the number of correctly predicted
	16 if branch_fmt is	branches, minus 31.
	present and 1, 0 oth-	
no_mispred	erwise.  Number of bits is	Set to 0 if next branch failed prediction.
no_mspred	1 if branch_fmt is	Set to 0 if next branch raned prediction.  Set to 1 if packet is output because of an updis-
	present and 1, 0 oth-	con, exception or because <b>branch_count</b> has
	erwise.	reached 0xffff.
address	Number of bits	Differential instruction address.
	_	'
addiess	is iaddress_width_p - iaddress_lsb_p	When branches is 0, the address is invalid, and is formed by sign extending branch-map.

Table 6.2: Packet Payload Format 1 - with address

Field name	Bits	Description
format	2	01 (diff-delta): includes branch map and differ-
		ential address
branches	5	Number of valid bits in branch-map. The length
		of branch-map is determined as follows:
		0: (cannot occur for this format)
		1: 1 bit
		2-9: 9 bits
		10-17: 17 bits
		18-25: 25 bits
		26-31: 31 bits
		For example if branches $= 12$ , the branch-map
		is 17 bits long, and the 12 LSBs are valid.
		In most cases when the branch map is full there
		is no need to report an address, and this is in-
		dicated by setting branches to 0. The exception
		to this is when the instruction immediately prior
		to the final branch causes an unpredictable dis-
		continuity.
branch_map	Number of bits	An array of bits indicating whether branches are
	determined by	taken or not.
	branches field.	Bit 0 represents the oldest branch instruction
		executed. For each bit:
		0: branch taken
		1: branch not taken
address	Number of bits	Differential instruction address.
	is $iaddress\_width\_p$ -	
	$iaddress\_lsb\_p$	

Table 6.3: Packet Payload Format 1 - no address, branch map

Field name	Bits	Description
format	2	01 (diff-delta): includes branch map and differ-
		ential address
branches	5	Number of valid bits in branch-map. The length
		of branch-map is determined as follows:
		0: 31 bits (address is not valid)
		1-31: (cannot occur for this format)
branch_fmt	1	Set to 0, indicating next field is <b>branch_map</b> .
branch_map	31	An array of bits indicating whether branches are
		taken or not.
		Bit 0 represents the oldest branch instruction
		executed. For each bit:
		0: branch taken
		1: branch not taken

Table 6.4: Packet Payload Format 1 - no address, branch count

Field name	Bits	Description
format	2	01 (diff-delta): includes branch map and differ-
		ential address
branches	5	Number of valid bits in branch-map. The length
		of branch-map is determined as follows:
		0: 31 bits (address is not valid)
		31-1: (cannot occur for this format)
branch_fmt	1	Set to 1, indicating next fields are
		branch_count and no_mispred.
branch_count	16	Count of the number of correctly predicted
		branches, minus 31.
no_mispred	1	Set to 0 if next branch failed prediction. Set to
		1 if packet is output because of an updiscon, ex-
		ception or because <b>branch_count</b> has reached
		0xffff.

Table 6.5: Packet Payload Format 2

Table 0.9. Tacket Layload Format 2			
Field name	Bits	Description	
format	2	10 (addr-only): differential address and no	
		branch map	
address	Total number of bits	Differential instruction address.	
	for address is <i>iad</i> -		
	$dress\_width\_p$ - $iad$ -		
	$dress\_lsb\_p$ .		

Table 6.6: Packet Payload Format 3

Field name	Bits	acket Payload Format 3  Description
format	2	11 (sync): synchronisation
subformat	2	Sync sub-format omits fields when not required:
		00 (start): ecause, interrupt and tval omitted
		01 (exception): All fields present
		10 (context): address, branch, ecause, in-
		terrupt and tval omitted
		11 : reserved
context	Total number of bits	The instruction context
	for context is con-	
	$text\_width\_p$ unless	
	$nocontext_p$ is 1, in	
	which case it is 0	
privilege	Number of bits is	The current privilege level
	$privilege\_width\_p$	
branch	1	If the address points to a branch instruction,
		set to 1 if the branch was not taken. Has no
		meaning if this instruction is not a branch.
address	number of bits is	Full instruction address. Address alignment is
	$iaddress\_width\_p$ -	determined by $iaddress\_lsb\_p$ Address must be
	iaddress_lsb_p, unless	left shifted in order to recreate original byte ad-
	subformat is 10,	dress
ecause	Number of bits is	Exception cause
	$ecause\_width\_p$ if	
	subformat is 01,	
	or 0 otherwise (no	
• .	exception).	
interrupt	Number of bits is 1 if	Interrupt
	subformat is 01, or 0	
	otherwise (no excep-	
	tion).	The state of the s
tval	Number of bits is	Trap value
	iaddress_width_p	
	if subformat is 01	
	and $notval_p$ is 0,	
	or 0 otherwise (no	
	exception).	

Table 6.7: te\_support payload

Field name	Bits	Description
		Set to 0 to indicate instruction trace status
support_type	4	
enable	1	Indicates if encoder is enabled
$encoder\_mode$	N	Identifies trace algorithm
		Details implementation dependent. Currently
		Branch trace is the only mode defined.
qual_status	2	Indicates qualification status
		00 (no_change): No change to filter qualification
		01 (ended_rep): Qualification ended, preceding
		te_inst sent explicitly to indicate last qualifica-
		tion instruction
		10: Reserved
		11 : (ended_ntr): Qualification ended, no un-
		reported instructions (so preceeding te_inst
		· -
		the last qualified instruction)
options	N	Values of all run-time configuration bits
		Number of bits and definitions implementation
		_
		v -
		/
		can be determined from ecause field
		,
		addresses
options	N	would have been sent anyway, even if it wasn't the last qualified instruction)  Values of all run-time configuration bits  Number of bits and definitions implementation dependent. Examples might be  - 'full address' Always output full addresses (SW debug option)  - 'implicit exception' Exclude address from format 3, sub-format 1 te_inst packets if trap vector can be determined from ecause field  - 'branch prediction' Branch predictor enabled  - 'implicit return' Don't report function return

Table 6.8: packet\_lost payload

Field name	Bits	Description
high_loss	1	Qualitative indication of loss severity. Heuristic
		is implementation specific.
lost_stream	N	Identifies the source of lost packets
		Number of bits and encoding implementation
		specific. Provides for encoders to independently
		indicate loss of different types of packets (e.g.
		instruction trace, data trace, etc.)

### Future directions

The current focus is the compressed branch trace, however there a number of other types of processor trace that would be useful (detailed below in no particular order). These should be considered as possible features that maybe added in future, once the current scope has been completed.

#### 7.1 Data trace

The trace encoder will outputs packets to communicate information about loads and stores to an off-chip decoder. To reduce the amount of bandwidth required, reporting data values will be optional, and both address and data will be able to be encoded differentially when it is beneficial to do so. This entails outputting the difference between the new value and the previous value of the same transfer size, irrespective of transfer direction.

Unencoded values will be used for synchronisation and at other times.

### 7.2 Fast profiling

In this mode the encoder will provide a non-intrusive alternative to the traditional method of profiling, which requires the processor to be halted periodically so that the program counter can be sampled. The encoder will issue packets when an exception, call or return is detected, to report the next instruction executed (i.e. the destination instruction). Optionally, the encoder will also be able to report the current instruction (i.e. the source instruction).

### 7.3 Inter-instruction cycle counts

In this mode the encoder will trace where the CPU is stalling by reporting the number of cycles between successive instruction retirements.

#### 7.4 Using a jump target cache to further improve efficiency

The encoder could include a small cache of uninferable jump targets, managed using a least-recently-used (LRU) algorithm. When an uninferable PC discontinuity occurs, if the target address is present in the cache, report the index number of the cache entry (typically just a few bits) rather than the target address itself. The decoder would need to model the cache in order to know the target address associated with each cache entry.

#### **DISCUSSION POINT:**

This mode needs more analysis before we commit. The primary concern is whether it will result in an overall gain in efficiency. Packet formats 0 and 2 are used to report differential addresses with and without branch history information respectively. Format 0 is currently reserved. This could be redefined as being equivalent to either format 0, or format 2, but reporting a jump target cache index instead of a differential address. However, ideally we would want the ability to output the equivalent of both format 1 and format 2 with a jump target cache index. In order to do that we will need to add an extra bit somewhere. These are the options:

- Define format 0 as jump target cache index without branch information, and add a bit to format 1 to indicate whether it contains an address or a jump target cache index;
- Define format 0 as jump target cache index with branch information, and add a bit to format 2 to indicate whether it contains an address or a jump target cache index;
- Leave format 0 reserved, and add a bit to both formats 0 and 2 to indicate whether they contain an address or a jump target cache index.

For this mode to be useful, the overall efficiency gain achieved as a result of jump target cache indexes requiring fewer bits to encode than differential addresses needs to be enough to overcome the efficiency loss of adding a bit to every packet.