

**Thank you for visiting The Western Design Center, Inc.'s information website.  
Please visit our [Business Development Website](#) for the latest information.**

## AN-002: Replacement Notes for Obsolete Versions of 6502 8-bit Microprocessors

The W65C02S (40 pin DIP) pin differences are as follows.

| Pin | W65C02S | 6502    | R65C02  | R65C102 | R65C112 | G655C02 |
|-----|---------|---------|---------|---------|---------|---------|
| 1   | VPB *   | VSS     | VSS     | VSS     | VSS     | VSS     |
| 2   | RDY **  | RDY     | RDY     | RDY     | RDY     | RDY     |
| 3   | PHI1O   | Ø1(OUT) | Ø1(OUT) | Ø4(OUT) | NC      | Ø1(OUT) |
| 5   | MLB *** | NC      | NC      | MLB     | MLB     | NC      |
| 35  | NC      | NC      | NC      | XTLO    | NC      | NC      |
| 36  | BE **** | NC      | NC      | BE      | BE      | NC      |
| 37  | PHI2    | Ø2(IN)  | Ø0(IN)  | XTLI    | Ø2(IN)  | Ø0(IN)  |
| 39  | PHI2O   | Ø2(OUT) | Ø2(OUT) | Ø2(OUT) | NC      | Ø2(OUT) |

All internal clock signals for the R65C112 and W65C02S are generated by the input clock signal Ø2 (IN). Since this device is intended to be operated in the slave mode it does not have internal clock generation, but rather requires the external clock Ø2 (IN) from a host device.  
Consult the Rockwell Datasheet/Databook for clock configuration options.

| Feature                             | R65C02 | R65C102 | R65C112 | W65C02S |
|-------------------------------------|--------|---------|---------|---------|
| Pin compatible with NMOS R65C02     | X      |         |         |         |
| 64K addressable bytes of memory     | X      | X       | X       | X       |
| IRQ interrupt                       | X      | X       | X       | X       |
| On-chip clock oscillator            | X      | X       |         |         |
| External clock only                 |        |         | X       | X       |
| TTL level single phase clock input  | X      | X       |         |         |
| RC time base clock input            | X      | X       |         |         |
| Crystal time base clock input       | X      | X       |         |         |
| Single phase clock input            |        |         | X       | X       |
| Two phase output clock              |        |         |         |         |
| SYNC and RDY signals                | X      | X       | X       | X       |
| Bus Enable (BE) signal              |        | X       | X       | X       |
| Memory Lock (ML) output signal      |        | X       | X       | X       |
| Direct Memory Access (DMA) capacity |        | X       | X       | X       |
| NMI interrupt signal                | X      | X       | X       | X       |

| PIN | G65SC02PEI | W65SC02SPL |
|-----|------------|------------|
| 1   | VSS        | VSS        |
| 2   | NC         | VPB        |
| 3   | RDY        | RDY        |
| 4   | PHI1O      | PHI1O      |
| 5   | IRQB       | IRQB       |
| 6   | NC         | MLB        |
| 7   | NMIB       | NMIB       |
| 8   | SYNC       | SYNC       |
| 9   | NC         | VDD        |
| 10  | VDD        | A0         |
| 11  | A0         | A1         |
| 12  | A1         | NC         |
| 13  | A2         | A2         |
| 14  | A3         | A3         |
| 15  | A4         | A4         |
| 16  | A5         | A5         |
| 17  | A6         | A6         |
| 18  | A7         | A7         |
| 19  | A8         | A8         |
| 20  | A9         | A9         |
| 21  | A10        | A10        |
| 22  | A11        | A11        |
| 23  | VSS        | VSS        |
| 24  | NC         | VSS        |
| 25  | A12        | A12        |
| 26  | A13        | A13        |
| 27  | A14        | A14        |
| 28  | A15        | A15        |
| 29  | D7         | D7         |
| 30  | D6         | D6         |
| 31  | D5         | D5         |
| 32  | D4         | D4         |
| 33  | D3         | D3         |
| 34  | D2         | D2         |
| 35  | D1         | D1         |
| 36  | D0         | D0         |
| 37  | RWB        | VDD        |
| 38  | NC         | RWB        |
| 39  | NC         | NC         |
| 40  | NC         | BE         |
| 41  | PHI2       | PHI2       |
| 42  | SOB        | SOB        |
| 43  | PHI2O      | PHI2O      |
| 44  | RESB       | RESB       |

1. The gray cells are used show differences in the pins.
2. Pin 40 (BE) on the W65C02SPL is an input and must be held high or driven for use in the system. If it is allowed to float it will cause problems because the buffers may get turned off if it goes low.