

64K-BIT READ-ONLY MEMORY

MK36000(P/J/N)-4/5

FEATURES

- ☐ MK36000 8K x 8 Organization— "Edge Activated" * operation (CE)
- □ Access Time/Cvcle Time

1	P/N	Access	Cycle
	MK36000-4	250ns	375ns
1	MK36000-5	300ns	450ns

- ☐ Single +5V ± 10% Power Supply
- ☐ Standard 24 pin DIP (EPROM Pin Out Compatible)

DESCRIPTION


The MK36000 is a new generation N-channel silicon gate MOS Read Only Memory, organized as 8192 words by 8 bits. As a state-of-the-art device, the MK 36000 incorporates advanced circuit techniques designed to provide maximum circuit density and reliability with the highest possible performance, while maintaining low power dissipation and wide operating margins.

The MK36000 utilizes what is fast becoming an industry standard method of device operation. Use of a static storage cell with clocked control periphery allows the circuit to be put into an automatic low power standby mode. This is accomplished by maintaining the chip enable (CE) input at a TTL high level. In this mode, power dissipation is reduced to typically 45mW, as compared to unclocked devices which

- ☐ Low Power Dissipation 220mW Max Active
- Low Standby Power Dissipation—45 mW Max. (CE High)
- On chip latches for addresses
- ☐ Inputs and three-state outputs-TTL compatible
- Outputs drive 2 TTL loads and 100 pF

draw full power continuously. In system operation, a device is selected by the \overline{CE} input, while all others are in a low power mode, reducing the overall system power. Lower power means reduced power supply cost, less heat to dissipate and an increase in device and system reliability.

The edge activated chip enable also means greater system flexibility and an increase in system speed. The MK36000 features onboard address latches controlled by the CE input. Once the address hold time specification has been met, new address data can be applied in anticipation of the next cycle. Outputs can be wire 'OR'ed together, and a specific device can be selected by utilizing the CE input with no bus conflict on the outputs. The CE input allows the fastest access times yet available in 5 volt only



ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Terminal Relative to VSS	1.0V to +7V
Operating Temperature T _A (Ambient)	0°C to +70°C
Storage Temperature - Ceramic (Ambient)	
Storage Temperature - Plastic (Ambient)	55°C to +125°C
Power Dissipation	1 Watt

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended

RECOMMENDED DC OPERATING CONDITIONS⁶

 $(0^{\circ}C \leqslant T_{A} \leqslant + 70^{\circ}C)$

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Vcc	Power Supply Voltage	4.5	5.0	5.5	Volts	6
VIL	Input Logic 0 Voltage	-1.0		0.8	Volts	
V _{IH}	Input Logic 1 Voltage	2.0		Vcc	Volts	

D C ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$) (0°C $\leq T_A \leq +70$ °C)⁶

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
ICC1	VCC Power Supply Current (Active)			40	mA	1
ICC2	VCC Power Supply Current (Standby)			8	mA	7
11(L)	Input Leakage Current	-10		10	μΑ	2
lO(L)	Output Leakage Current	-10		10	μΑ	3
VOL	Output Logic "0" Voltage @ IOUT = 3.3mA			0.4	volts	
VOH	Output Logic "1" Voltage @ IOUT = -220 μA	2.4			volts	

A C ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%) (0^{\circ}C \le T_{A} \le + 70^{\circ}C)^{6}$

01/14	DADAMETER	-4		-5		LINUTO	NOTES
SYM	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
tC	Cycle Time	375		450		ns	4
tCE	CE Pulse Width	250	10000	300	10000	ns	4
tAC	CE Access Time		250		300	ns	4
tOFF	Output Turn Off Delay		60		75	ns	4
tAH	Address Hold Time Referenced to CE	60		75		ns	
tAS	Address Setup Time Referenced to CE	0		0		ns	
tp	CE Precharge Time	125		150		ns	


NOTES:

- Current is proportional to cycle rate. ICCI is measured at the specified minimum cycle time. Data Outputs open.
- 2. $V_{1N} = 0V \text{ to 5.5V } (V_{cc} = 5V)$
- 3. Device unselected; $V_{OUT} = 0V$ to 5.5V
- 4. Measured with 2 TTL loads and 100pF, transistion times = 20ns
- Capacitance measured with Boonton Meter or effective capacitance calculated from the equation:
 - $C = \frac{\triangle Q}{\triangle V}$ with $\triangle V = 3$ volts

- A minimum 2msec time delay is required after the application of V_{CC} (+5) before proper device operation is achieved. CE must be at VIH for this time period.
- 7. CE high.

CAPACITANCE $(0^{\circ}C \le T_{A} \le 70^{\circ}C)$

SYM	PARAMETER	ТҮР	MAX	UNITS	NOTES
Cı	Input Capacitance	5	8	pF	5
co	Output Capacitance	7	15	pF	5



DESCRIPTION (Continued)

ROM's and imposes no loss in system operating flexibility over an unclocked device.

Other system oriented features include fully TTL compatible inputs and outputs. The three state outputs, controlled by the $\overline{\text{CE}}$ input, will drive a minimum of 2 standard TTL loads. The MK36000 operates from a single +5 volt power supply with a wide \pm 10% tolerance, providing the widest operating margins available. The MK36000 is packaged in the industry standard 24 pin DIP.

Any application requiring a high performance, high bit density ROM can be satisfied by the MK36000 ROM. This device is ideally suited for 8 bit microprocessor systems such as those which utilize the Z-80. It can offer significant cost advantages over PROM.

OPERATION

The MK36000 is controlled by the chip enable (\overline{CE}) input. A negative going edge at the \overline{CE} input will

activate the device as well as strobe and latch the inputs into the onchip address registers. At access time the outputs will become active and contain the data read from the selected location. The outputs will remain latched and active until $\overline{\text{CE}}$ is returned to the inactive state.

Programming Data

MOSTEK is now able to utilize a wide spectrum of data input formats and media. Those presently available are listed in the following table: