# Try to Design and Implementation of a PIC16 compatible microcontroller

Skill up course


#### PIC16 Microcontroller

## PIC16F84A by Microchip

Widely used for electronics workshop.



Microcontroller:
It is one chip computer
includes of microprocessor,
memory and some
peripherals.
You can make several
controllers.



#### Sample program: Store a value into data memory

#### A constant value is stored into data memory combined with "movlw" and "movwf" instructions

movlw D'10' Store a constant 10(10) in instruction field to W register movwf H'20' Store a value of W register into address 20(16) of data memory

mnemonic operand

**Assembly Language:** 

It is a language for ease of understanding machine language.

Processor only recognizes binary value.


Program is also represented by binary value.

(Machine Language)

movlw D'10' movwf H'20'

11 0000 0000 1010 00 0000\_1010\_0000

Machine language is generated by Assembler automatically.




Constants are represented by binary.  $10_{(10)} \rightarrow 1010_{(2)}, \ 20_{(16)} \rightarrow 10000_{(2)}$ 

#### Behavior of "movlw" instruction

Instruction behavior that a constant in instruction is stored to W register.

movly constant

- 1 Instruction pointed out by program counter is stored to instruction register.
- ②Instruction is decoded. And constant in instruction is ready to be read.
- ③Store the constant to W register.




#### Behavior of "movwf" instruction

Instruction behavior that a value in W register is stored into data memory.

movwf Address

- 1 Instruction pointed out by program counter is stored to instruction register.
- ② Instruction is decoded. And address for accessing data memory is ready.
- ③W register value is stored into data memory through the ALU




## Sample Program: Addition

#### Add a value in data memory and W register by "addwf" instruction (Example: 10+20=30)

- movlw D'10'
- movwf H'20'
- movlw D'20'

Store a constant 10(10) in instruction field to W register Store a value of W register into address 20(16) of data memory Store a constant 20(10) in instruction field to W register addwf H'20',w Add W register and a value of data memory addressed by 20(20), and the result 20(10) is stored to W register




# 加算命令の動作例(addwf Address,w)

Instruction behavior that a value in data memory and W register value are added and the result is stored to W register.

addwf Address, w

- 1 Instruction pointed out by program counter is stored to instruction register.
- ②Instruction is decoded. And address for accessing data memory is ready.
- 34Add memory data and W register. And the result is stored to W register.



## Instruction Set of PIC16F84A (1)

Mnemonic, Operands		Description	Cycles		14-Bit	Opcode	;	Status	Notes
		Description	Cycles	MSb			LSb	Affected	notes
	BYTE-ORIENTED FILE REGISTER OPERATIONS								
ADDWF	f, d	Add W and f	1	0.0	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	XXXX	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f. d	Move f	1	0.0	1000	dfff	ffff	Z	1.2
MOVWF	f	Move W to f	1	0.0	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2

f: Data memory **O** Address

d: Data memory when d=1(f) W register when d=0(W) x: Don't care

C: Carry flag, DC: Digit Carry flag

Z:Zero flag

: Explained instructions in previous

## Instruction Set of PIC16F84A (2)

BIT-ORIENTED FILE REGISTER OPERATIONS									
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
	LITERAL AND CONTROL OPERATIONS								
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

f: Address of Data memory

b: Bit index for bit operation

k: Constant value (literal)

x: Don't care

C: Carry flag, DC: Digit Carry flag


Z: Zero flag

TO, PD: Status for internal states of processor

: Explained instruction in previous

## Summation program from 1 to 10

$$s = \sum_{i=1}^{10} i = 1 + 2 + 3 + 4 + 5 + 6 + 7 + 8 + 9 + 10 = 55$$





## Simulation Result (1)

Simulator: MPLAB X IDE by Microchip

W=10(10)

- The first iteration after executed 123 instructions







## Simulation Result (2)

Simulator: MPLAB X IDE by Microchip

W=10(10)

The first iteration after executed 45 instructions







## Simulation Result (3)

Simulator: MPLAB X IDE by Microchip

W=9 (10)

- The second iteration after executed 345 instructions







## Simulation Result (4)

Simulator: MPLAB X IDE by Microchip

W=55(10)

- The tenth iteration after executed 456 instructions






# Differences from the original

	Original PIC16	Our design
Pipeline	4 cycles / 1 stage	1 cycle / 1 sgate Different I/O timing
Clock	Selectable clock, external or internal OSC	External clock only
Sleep mode	Low power mode	Repeat NOP instruction
Watch Dog timer (WDT)	Available	None
Timer (TMR0)	Available	None
Prescaler	Available	None
Interrupt	Available	None
Flash mem.	Available	None

# **Block Diagram**


- 2-stage Pipeline
  - Instruction Fetch (IF) stage
     Each stage is executed in parallel
  - Execution (E) stage
- Critical Path
  - IR→Data Memory→ALU→Data Memory
  - Operating frequency cannot be faster because of Read/Write accessing of Data Memory in one cycle.



16

## Behavior of 2 Stage Pipeline Processor


Behavior of PIC16 compatible processor designed in our Lab. (Note that original PIC 16 has 4 cycles in a one stage)



**ALU** Design

### **DESIGN EXAMPLE**

# ALU Design for PIC16



### alu.v: module alu

```
Refer the skeleton code, "alu.v"
// ALU for PIC16
//
`include "alu_op.v"
module alu (CLK, CB, WE, B, FI, FO, CI, CO, DC, Z);
              CLK;// Clock
  input
  input [4:0] CB; // operation code
  input
              WE; // Write enable for W register
  input [2:0] B; // bit position
  input [7:0] FI; // left operand
  output [7:0] FO; // result data
  input CI; // Carry in
  output CO; // Carry out (ADD:Carry/SUB:Borrow)
              DC; // Digit Carry for ADD/SUB(Half carry)
  output
  output
              Z; // Zero
```

# alu\_op.v : ALU operation code

```
// Control code for PIC16 ALU
                  5'b00000 // Pass W
`define
            IPSW
            ICLR 5'b00001 // Clear F and W
`define
`define
            ISUB 5'b00010 // Arithmetic Subtract
            IDEC1 5'b00011 // Decrement for DECF
`define
        IOR
`define
                   5'b00100 // Logical OR
                   5'b00101 // Logical AND
`define
            IAND
`define
                   5'b00110 // Logical exclusive OR
            IXOR
`define
                   5'b00111 // Arithmetic Add
            IADD
`define
            IPSF 5'b01000 // Pass F
`define
                   5'b01001 // Logical Complement F (NOT)
            INTF
`define
            IINC1 5'b01010 // Increment for INCF
`define
            IDEC2 5'b01011 // Decrement for DECFSZ
                   5'b01100 // Rotate Right F with carry
`define
            IRRF
                   5'b01101 // Rotate Left F with carry
`define
            IRLF
`define
                   5'b01110 // Nibble swap F
            ISWP
            IINC2 5'b01111 // Increment for INCFSZ
`define
`define
            IBCF 5'b100?? // Bit Clear F
`define
                  5'b101?? // Bit Set F
            IBSF
                  5'b11??? // Bit Test F
`define
            IBTF
```

## Instruction Set of PIC16F84A (1)

Mnemonic, Operands		Description	Cycles		14-Bit	Opcode	)	Status	Notes
		Description	Cycles	MSb		LSb	Affected	Notes	
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	XXXX	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	0 0	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	0 0	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	0 0	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	0 0	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2

f: Address field of Data memory

d: Data memory when d=0(f) W register when d=1(W) x: Don't care

C: Carry flag, DC: Digit Carry flag

Z:Zero flag

: ALU operation code

## Instruction Set of PIC16F84A (2)

BIT-ORIENTED FILE REGISTER OPERATIONS									
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
LITERAL AND CONTROL OPERATIONS									
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Ζ	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

f: Address field of Data memory

b: Bit index for bit operation

k: Constant value (literal)

x: Don't care

C: Carry flag, DC: Digit Carry flag


Z:Zero flag

TO, PD: Status for internal states of processor

: ALU operation code

: ALU codes for LW type inst. are controlled by decoder


# ADD/SUB unit for PIC ALU



**ALU Simulation** 

### **DESIGN EXAMPLE**

### **ALU Simulation**



# alu\_test.v: Test Bench

```
include "alu_op.v"
module alu_test;
  reg [7:0] FI;
        reg [2:0] B; reg [4:0] CB;
  wire [7:0] FO;
wire DC, CI, Z;
  initial
       part
pin
pshm_open("waves.shm");
pshm_probe("as");
Directives for signal monitoring
by verilog-XL and simvision, Cadence EDA tools
    begin
    end
  alu alu1 ( .CLK(CLK), .CB(CB), .WE(WE), .B(B),
              .F\dot{I}(FI), .FO(FO), .CI(CO), .CO(CI), .DC(DC), .Z(Z));
  always @( posedge CLK )
CO <= CI:</pre>
    CO <= CI:
endmodule
```


# alu\_test.txt : test vector

```
# input -
CB[4:0]
           Definition of input signals
B[2:0]
           "# input" is start line of this definition, not comment
FI[7:0]
WE
                            Definition of clock signal
# clock
           20ns (50MHz)
                          \int "# clock" is start line of this definition, not comment
  testvector
                                               Definition of test vector
   CB[4:0] B[2:0] FI[7:0]
                              WE
   `IPSF
                                               "#testvector" is start line of this def.
                     8'hFF
10
                                 # Pass F
                                 # Pass F
20
   `IPSF
                     8'h55
20
   `IPSF
                                 # Pass F
                     8'hAA
                                                            One line is one vector.
   `ICLR
20
                     8'hAA
                                 # Clear F
                                                            Column parameters are
   `IINC1
20
            0
                                 # Increment F, W=1
                    8'h00
                                                            Delay
                                 # Subtract 1 from F=1
20
   `ISUB
                     8'h01
20
   `IDEC1
                     8'h01
                                 # Decrement F, W=0
            0
                                                               CB
20
   `IPSF
                                 # Pass F, W=0x55
            0
                     8'h55
   `IAND
20
                     8 h55
                                 # 0x55 & 0x55
                                                               FI
20
   `IAND
            0
                     8'hAA
                                 # 0xAA & 0x55
20
   `IOR
                     8 h55
                                 # 0x55 |
            0
                                             0x55
                                                            WE, and
   `IOR
                                 # 0×AA
20
            0
                                            0x55
                     8'hAA
                                                               # comment.
   `IXOR
20
                     8 h55
                                 # 0x55 ^ 0x55
            0
   `IXOR
20
            0
                     8 hAA
                                  # 0xAA ^ 0x55
   `IPSW
                                 # Pass W, FO<=W
20
            0
                     8 h00
20
   `IRRF
            0
                     8 h55
                                    Rotate Right 0x55, W<= result
   `IRLF
                                 # Rotate Left 0xAA
20
            0
                     8 hAA
20
   `IBSF
                     8'hAA
                                 # Bit Set 2
   `IBCF
            1
                     8'hAA
                                 # Bit Clear 1
20
                                 # Bit Test 4, Check Z flag
   `IBTF
                     8'hAA
20
20
   `IBTF
                     8 hAA
                                   Bit Test 5, Check Z flag
```

## Verilog simulation

- Simulator and waveform viewer are executed on "calc1.st.cs.kumamoto-u.ac.jp"
- For set up the environment, type follows;
   ssh –X calc1.st.cs.kumamoto-u.ac.jp
   source ~kuga/setup/creative2016
- For the simulation, type follows;
   verilog alu\_test.v alu.v
   simvision waves.shm/waves.trn

### Waveform viewer: simvision



10

<u>,</u> 000

20

020

xx 01

xxx Off

055

NA0

000

001

**100** 

000

055

000

055

000

0FF

055

1▶ 1▶ 155

'h xx

'h xxx

sub

🌆 tmp[8:0]

PIC16 core design

### **DESIGN EXAMPLE**

# Differences from the original

	Original PIC16	Our design
Pipeline	4 cycles / 1 stage	1 cycle / 1 stage Different I/O timing
Clock	Selectable clock, external or internal OSC	External clock only
Sleep mode	Low power mode	Repeat NOP instruction
Watch Dog timer (WDT)	Available	None
Timer (TMR0)	Available	None
Prescaler	Available	None
Interrupt	Available	None
Flash mem.	Available	None

## Instruction Set of PIC16F84A (1)

Mnemonic, Operands		Description	Cycles		14-Bit	Opcode	)	Status	Notes
		Description	Cycles	MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE RE	GISTER OPE	RATIO	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	XXXX	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2

f: Address field of Data memory

d: Data memory when d=1(f) W register when d=0(W) x: Don't care

C: Carry flag, DC: Digit Carry flag

Z:Zero flag

: ALU operation code

## Instruction Set of PIC16F84A (2)

<u> </u>										
	BIT-ORIENTED FILE REGISTER OPERATIONS									
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2	
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2	
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3	
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3	
	LITERAL AND CONTROL OPERATIONS									
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z		
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Ζ		
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk			
CLRWDT	-	Clear Watchdog Timer	1	0.0	0000	0110	0100	TO,PD		
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk			
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z		
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk			
RETFIE	-	Return from interrupt	2	00	0000	0000	1001			
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk			
RETURN	-	Return from Subroutine	2	0.0	0000	0000	1000			
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD		
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z		
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z		
		· — — — — — — — — — — — — — — — — — — —								

f: Address field of Data memory

b: Bit index for bit operation

k: Constant value (literal)

x: Don't care

C: Carry flag, DC: Digit Carry flag


Z:Zero flag

TO, PD: Status for internal states of processor

: Unimplemented


: Restricted implementation (cannot wake-up from sleep mode)

# Data memory map in our design




# Data memory map in PIC16F84A

FIGURE 2-2: REGISTER FILE MAP - PIC16F84A



# Data memory map in PIC16F648A

FIGURE 4-3: DATA MEMORY MAP OF THE PIC16F648A




Unimplemented data memory locations, read as '0'.

Note 1: Not a physical register.

### Effective Address for Data Memory

```
// Effective Address
wire [ : ] EA;
assign EA = ( `IRF == ) ? { , } ; { , };
```


#### FIGURE 4-5: DIRECT/INDIRECT ADDRESSING PIC16F627A/628A/648A




# Program Counter and Return Stack

```
// Program Counter
 always @( posedge CLK )
   if(
                    ) PC <=
                                                  ; else // RESET
   if(
                     ) PC <= {
                                         }; else // CALL, GOTO
                     ) PC <= {
                                                }; else // write PCL register
   if(
                                                ]; else // RETURN, RETLW
   if(
                     ) PC <= STK[
   if(
                     ) PC <=
                                                  ; else // SLEEP mode
                      PC <= PC + 1:
 // Return Stack
 always @( posedge CLK )
   begin
      if(
                            STKP<=
                                                          else // for Empty
      if(
                      begin STK[ ]<= ; STKP<=</pre>
                                                          ; end else // for CALL
      if(
                                              STKP<=
                                                                    // for RETxx
   end
                                                              FIGURE 4-4:
```

#### **Return Stack**



#### FIGURE 4-4: LOADING OF PC IN DIFFERENT SITUATIONS



# Instruction Memory and Register

```
Program Counter
  //
                                               Instruction
  // Instruction Memory (8k word)
                                                Memory
  reg [ : ] IMEM[ : ];
  initial
                                                                  NOP Inst.
                                                  14
    begin
                                                                  (00\ 0000\ 00000000)_2
       $readmemh( PROG, IMEM );
    end
                                               Instruction
                                                Register
  // Instruction Register
  always @( posedge CLK )
    if(
      IR <=
                           ; else // if CALL, RET, cond.SKIP
                                    // Instruction fetch
      IR <=
Next inst. is changed to NOP when PC is modified
 by GOTO, CALL, RETURN, RETLW, RETFIE, INCFZS, DECFZS, BTFSC, BTFSS, SLEEP inst's
 SLEEP mode and PCL register.
```

### Decoder and Control Signal Generation

```
ALU_CB
        Operation code for ALU
         Write timing for Special register or Data Memory
F_W
W_W
         Write timing for W register
Z_W
         Write timing for Z flag
DC W
         Write timing for Digit Carry flag
\mathsf{C}_{\mathsf{W}}
         Write timing for Carry flag
nTO S
         Set timing for nTO register
nTO C
         Clear timing for nTO register
nPD S
         Set timing for nPD register
nPD C
         Clear timing for nPD register
STK PU
         Push timing for Return Stack
STK PO
         Pop timing for Return Stack
NOP S
         Change to NOP instruction for next instruction after modified PC
PC_W
         Write timing for Program Counter
WDT C
         Clear timing for Watch Dog Timer
SLP_S
         Set timing for SLEEP mode
```

# Decoder and Control Signal Generation

```
// Decode & Control
  always @( IR or ZO )
    begin
        ALU CB=IR[ : ];
        F_W=0; W_W=0; Z_W=0; DC_W=0; C_W=0;
        nTO_S=0; nTO_C=0; nPD_S=0; nPD_C=0;
        STK PU=0; STK PO=0; NOP S=0; PC W=0;
        WDT_C=0;
        SLP_S=0;
        case( IR[___:__] )
          2'b__:
            begin
               W W = \&\&
               F_W =____&&__
               case( IR[__:_] )
                 4'b___:
                   case( IR[_] )
                     1'b0: case( IR[__:__] )
                             7'b __: begin ____; ____;
                                                                                                end // RETURN
                             7'b000 1001: ;
                                                                                                    // RETFIE
                             7'b____: begin __
                                                                                          ; end // SLEEP
                                                                                                    // CLRWDT
                                                 WDT C=1;
//
                             7'b110 0100:
                             default:
                                                                                                    // NOP
                           endcase
                                                            // MOVWF f
                     1'b1: ;
                   endcase
                 4'b : begin
                                                       end // CLRW, CLRF
                 4'b____: begin
                                                     ; end // SUBWF
                 4'b____: begin
                                                       end // DECF
                 4'b___: begin
                                                       end // IORWF
                 4'b___: begin
                                                       end // ANDWF
                 4'b___: begin
                                                       end // XORWF
                 4'b0111: begin C_W=1; DC_W=1; Z_W=1; end // ADDWF
                                     PIC16F627A/628A/648A INSTRUCTION SET
                         TABLE 15-2:
                                                                                 14-Bit Opcode
                            Mnemonic,
                                                                                                 Status
                                                                       Cycles
                                                  Description
                                                                                                       Notes
                            Operands
                                                                                                Affected
                                                                             MSb
                                                                                           LSb
                                                   BYTE-ORIENTED FILE REGISTER OPERATIONS
```

ADDWF

Add W and f

00 0111 dfff ffff C,DC.Z

### Example: ADDWF

TABLE 15-2: PIC16F627A/628A/648A INSTRUCTION SET 14-Bit Opcode Mnemonic, Status Description Cycles Notes Operands Affected MSb LSb BYTE-ORIENTED FILE REGISTER OPERATIONS C,DC,Z f. d Add W and f 0111 dfff ffff 1, 2 ADDWF 00 00\_0111\_d\_fffffff Write special register IR Special or Shared memory Register Effective when d=1 Address Shared F W Memory Write timing for Special register **RDATA** or Shared memory **ALU** (+)**WDATA** Write timing W reg W W for W reg. Write W reg when d=0

# **Special Registers**

```
// Special Register
// Write
always @( posedge CLK or posedge RST )
  begin
     if( RST )
       begin
          С
          DC
          Ζ
          IRP
          RP
          nT0
                          ; // nTO=1 on Power-on
          nPD
                           // nPD=1 on Power-on
          FSR
          PCLATH
          PORTA
          TRISA
                          ; // All ports for input
          PORTB
          TRISB
                          ; // All ports for input
       end
```

TABLE 4-3: SPECIAL REGISTERS SUMMARY BANKO

,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			I I I I I I I I I I I I I I I I I I I						1	Value on	
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR Reset <sup>(1)</sup>	Details on Page
Bank 0											
00h	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								xxxx xxxx	28
01h	TMR0	Timer0 Module's Register								xxxx xxxx	45
02h	PCL	Program Counter's (PC) Least Significant Byte								0000 0000	28
03h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	22
04h	FSR	Indirect Data Memory Address Pointer								xxxx xxxx	28
05h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx 0000	31
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	36
07h	_	Unimplemented								_	-
08h	_	Unimplemented								_	-
09h	_	Unimplemented								_	_
0Ah	PCLATH	Write Buffer for upper 5 bits of Program Counter								0 0000	28
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	24
0Ch	PIR1	EEIF	CMIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000 -000	26

# **Special Registers**


```
else
          begin
              // STATUS register
                                                STATUS register
              if(
              if(
                           ) DC
                                                  REGISTER 4-1:
                                                               STATUS - STATUS REGISTER (ADDRESS: 03h, 83h, 103h, 183h)
                           ) Z
              if(
                                  =
                                                                 R/W-0
                                                                        R/W-0
                                                                              R/W-0
                                                                                      R-1
                                                                                             R-1
                                                                                                    R/W-x
                                                                                                          R/W-x
                                                                                                                 R/W-x
              if(
                          ) nPD = 1'b1;
                                                                        RP1
                                                                               RP0
                                                                                              PD
                                                                                                     Ζ
                                                                                                           DC
                                                                                                                  С
              if(
                          ) nPD = 1'b0;
                                                                bit 7
                                                                                                                   bit 0
                          ) nTO = 1'b1;
              if(
                          ) nTO = 1'b0;
              if(
              // Special Register Write
              if(
                casex(
//
                  9'b?0_000_0001: TMR0
                                            = WDATA;
                                                           // 01
                                                                     101
                                                                             Described TMR0 part
//
                  9'b?1_000_0001: OPTION = WDATA;
                                                                         181 OPTION not implemented
                                                                 81
                  9'b?? 000 0010: PCL
                                                           // 02 82 102 182 Described PC part
//
                                            = WDATA;
                                            = WDATA;
                                                           // 03 83 103 183 STATUS
                  9'b
                  9'b
                                            = WDATA;
                                                           // 04 84 104 184 FSR
                  9'b
                                            = WDATA;
                                                           // 05
                                                                             PORTA
                  9 b
                                            = WDATA;
                                                                 85
                                                                             TRISA
                  9'b
                                            = WDATA;
                                                           // 06
                                                                     106
                                                                             PORTB
                                            = WDATA;
                  9'b
                                                                 86
                                                                         186 TIRSB
//
                  9'b??_000_0111:;
                                                           // 07 87 107 187
                                                                                     unused
                  9'b??_000_1000:;
                                                           // 08 88 108 188 EEDATA not implement
                                                                                    not implement
//
                  9'b??_000_1001:;
                                                           // 09 8A 10A 18A EEADR
                  9'b??_000_1010:
                                            = WDATA[ : ]; // 0A 8A 10A 18A PCLATH
                  9'b??_000_1011:`INTCON = WDATA;
//
                                                           // OB 8B 10B 18B INTCON not implement
                endcase
          end
     end
```

# **Shared Memory**


```
// Special Register
   [7:0] RAM[ : ]; // OC-7F for Shared Memory
reg
//
// Data RAM (Write)
//
always @( posedge CLK )
 begin
       && (
                             ) ) <= ;
    if(
                   >=
                                                      FO bus from ALU
 end
                                                          WDATA
// Data RAM (Read)
//
                                                     00
assign DDATA =
                                                          Shared
                                          EA
                                                          Memory
                                                          DDATA
```

#### Data path


```
always @( IR or EA or DDATA or SDATA )
    begin
       RDATA <= 8'bxxxx_xxx;
                                                  // Default
       if( &IR[ : ] )
                            RDATA <=
                                           ; else // Literal (k)
         casex(EA)
           9'b
                          : RDATA <=
                                                  // PLC
           9'b
                          : RDATA <=
                                                  // STATUS
           9'b
                          : RDATA <=
                                                  // FSR
           9'b
                          : RDATA <=
                                                  // PORTA, TRISA
           9 b
                          : RDATA <=
                                                  // PORTB, TRISB
           9'b
                          : RDATA <=
                                                  // PCLATH
           default:
                            RDATA <=
                                                  // Shared memory
         endcase
    end
```



#### Instantiate for ALU module




# Sleep mode



Watch Dog Timer overrun External interrupt (unimplemented)

#### Tristate Buffer for GPIO

```
//
// Tristate buffer for GPIO
//
assign RA[0] = ( TRISA[0] ) ? 1'bZ : PORTA[0];
...
assign RB[0] = ( TRISB[0] ) ? 1'bZ : PORTB[0];
...
```



# Top module: pic16.v

// Micro Controller based on Microchip PIC16

for Digilent NEXYS4 DDR Board


endmodule

```
module pic16 ( CLK, nRST, RA, RB );
  input
        CLK, nRST;
  inout [7:0] RA; // RA has 8-bit width same as PIC16F648A
  inout [7:0] RB;
  parameter PROG = "program.mem";
  // Reset
  wire
         RST, nPIC_RST, PIC_RST;
                                                      DCM module is automatically generated
  assign RST = ~nRST;
                                                      by Clock module generator on Vivado.
   // Clock Module for PIC clock
  wire PICCLK, CLK100;
   pic dcm
   // #( .CLKOUT1_DIVIDE(10), .CLKFBOUT_MULT_F(8.000) ) // 100*8.00/10=80MHz(12.50ns) 7z020:NG
   // #( .CLKOUT1_DIVIDE( 8), .CLKFBOUT_MULT_F(6.000) ) // 100*6.00/ 8=75MHz(13.33ns) 7z020:NG
      #( .CLKOUT1_DIVIDE(10), .CLKFBOUT_MULT_F(7.000) ) // 100*7.00/10=70MHz(14.29ns) 7z020:0K
   // #( .CLKOUT1_DIVIDE( 9), .CLKFBOUT_MULT_F(6.000) ) // 100*6.00/ 9=66MHz(15.00ns) 7z020:0K
   // #( .CLKOUT1 DIVIDE(15), .CLKFBOUT MULT F(9.750) ) // 100*9.75/15=65MHz(15.38ns) 7z020:0K
   // #( .CLKOUT1_DIVIDE(10), .CLKFBOUT_MULT_F(6.000) ) // 100*6.00/10=60MHz(16.67ns) 7z020:0K
   dcm0 ( .CLK_IN1(CLK), .CLK_OUT1(CLK100), .CLK_OUT2(PICCLK), .RESET(RST), .LOCKED(nPIC_RST) );
  assign PIC RST = ~nPIC RST;
  pic16core #( .PROG(PROG) )
      .6core #( .PROG(PROG) )
i_pic16core ( .CLK(PICCLK), .RST(PIC_RST), .RA(RA), .RB(RB) );
```

**Processor Simulation** 

#### **DESIGN EXAMPLE**

#### **Processor Simulation**



# Test Bench: pic16test.v

```
`timescale 1ns/1ns
module pic16test;
                                             module data_alias( alias_sig_o, alias_sig_i);
       CLK, nRST;
 reg
                                               input [7:0] alias_sig_i;
 wire [7:0] RA, RB;
                                               output [7:0] alias sig o;
 initial
                                               assign alias_sig_o = alias_sig_i;
 begin
   egin
CLK = 0;
while(1) CLK = #5 ~CLK;
                                             endmodule
 end
 initial
                            reset
 begin
   nRST = 0;
   nRST = #100 1;
   #200000;
   $finish;
 end
 data_alias da ( RA, 8'ha5 ); Alias assignment for inout port
   Directives for signal monitoring

| Shm_open("waves.shm"); | by verilog-XL and simvision, Cadence EDA tools
 initial
 begin
  end
 pic16 #( .PROG("program.mem") )
   endmodule
```

#### Test program: program.asm


```
LIST
            P=PIC16F84A
      INCLUDE "p16f84a.inc"
      bsf
            STATUS, RPO ; Set RPO (Select Bank 1)
      clrw
                          ; clear W
      mo∨wf
            TRISB
                         ; TRISB = 00h
      bcf
            STATUS, RP0
                         ; Clear RPO (Select Bank 0)
      clrf
            H'20'
                          ; s←0
      mo∨lw
            D'10'
                          ; W←10
      movwf H'21'
                          ; i←10
      mo∨f H'21',w ; W←i
L00P
      addwf
            H'20',f ; s←i+s
      decfsz H'21',f ; i←i-1
                         ; if NZ loop
      goto
            LOOP
      mo∨f
            H'20',w
                         ; W←s
      mo∨wf
                         ; PORTB = W
            PORTB
      sleep
      end
```

#### Verilog simulation

- Simulator and waveform viewer are executed on "calc1.st.cs.kumamoto-u.ac.jp"
- For set up the environment, type follows;
   ssh –X calc1.st.cs.kumamoto-u.ac.jp
   source ~kuga/setup/creative2016
- Create "cds.lib" including next line on working directory;
   INCLUDE /opt/XILINX/14.7/ncsim/cds.lib
- For the simulation, type follows;
   ncverilog pic16test.v pic16.v pic16core.v ¥¥
   alu.v pic\_dcm.vhd -V93 +nc64bit -gui +access+r

Notice is for the cycle based simulator by mixed languages. Simvision wave viewer is automatically invoked by —gui option.

#### Waveform viewer: simvision



#### Waveform viewer: simvision

