

Advanced Computer Organization II Advanced Computer Architecture II

Introduction to Verilog HDL

Reference


 D. E. Thomas and P. R. Moorby: The Verilog Hardware Description Language, Kluwer Academic Pub., 1995.

Why do we use HDL?

- History of design methodology
 - 1980's: 10kTr./chip (= 2.5k NAND2/chip)
 - Gate level design (schematic entry)
 - 1990's: 1,MTr./chip (= 250k NAND2/chip)
 - Register Transfer Level (RTL) design

(Hardware Description Language)

- 2000's~: over 100MTr./chip
 (≒25M NAND2/chip)
 - System level design
 - Platform based design
 - IP based Design (IP reuse)
 - High level synthesis (Behavioral design, C like language)



Why Hardware Description Language?


- Standardized HDL
 - Used for digital circuit design in world wide
 - Verilog HDL: Gateway design from 1984, IEEE Standard 1364
 - VHDL: DARPA (Defense Advanced Research Projects Agency, USA)
 from 1981, IEEE Standard 1076
- Support many design methodology and technology
 - Wired Logic vs. Microprogram Machine, ...
- Independent from device technology and process
 - e.g. CMOS, TTL, ECL, ...
- Widely description level
 - Architecture, Behavior, register transfer and gate level
- Support large scale design and design re-use
 - Library, IP (Intellectual Property)

What is Verilog HDL?


- Verilog = Verify + Logic (coined word)
- History
 - Developed as description language for logic simulator by Gateway Design Inc. in 1984
 - Followed by CADENCE Inc.
 - OVI (Open Verilog International) http://www.ovi.org/
 - Standardized
 - IEEE Standard 1364-1995,2001,2005
 - IEEE Standard 1800-2005,2009,2012 (System Verilog)




- Widely description level
 - Architecture Level




Behavior Level




- Register Transfer Level
- Gate Level





SoC design & implementation flow






Introduction to Verilog HDL

Gate Level Description
Examples: Half adder and Full adder


Half Adder (Gate Level)



module description module ... endmodule

Truth Table

Α	В	С	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



Logic Circuit

Module name (commonly same as file name)

```
module halfadder ( A, B, S, C );
input A, B;
output S, C;
assign S = A ^ B;
assign C = A & B;
Upper
endmodule
```


Arguments

Port Directions

assignments

Uppercase and lowercase letters are distinguished

Port Directions



Don't need to describe I/O buffer instances in Verilog HDL because logic synthesizer can automatically insert adequate I/O buffers.


(You can explicitly insert I/O buffer instances.)

Values in Variable

- 4 types of signal value for digital simulation
 - '0' Low level
 - '1' High level
 - 'Z' High impedance
 - 'X' Unknown or Don't Care
- 8 strengths for transistor level simulation
 - supply Power line
 - strong Default signal strength
 - pull Pull-up signal
 - large
 - weak
 - medium
 - small
 - highz High impedance

Don't care "strengths" in digital circuit design

Structured Description (Full Adder) 1



Block Diagram of Full Adder

Variable type defined by input or output is "wire".

```
module fulladder ( A, B, Cin, S, Cout );
input A, B, Cin;
output S, Cout;

// Internal wires
wire Temp_S, Temp_C1, Temp_C2;


assign Cout = Temp_C2 | Temp_C1;

halfadder hf1 ( A, B, Temp_S, Temp_C1 );
halfadder hf2 ( Temp_S, Cin, S, Temp_C2 );
endmodule
The order of arguments match in the lower layer and the upper layer as same as conventional programming languages.
```

Module name

Instance name (for identifying module)

Structured Description (Full Adder)(2)



Block Diagram of Full Adder

Variable type defined by input or output is "wire".


```
module fulladder (A, B, Cin, S, Cout);
                                                  "assign" statement is used
  input A. B. Cin;
                                                  for wire type.
  output S. Cout;
                                             Dot notation can explicitly describe
 // Internal wires
                                             correspondence relationship of
  wire Temp_S, Temp_C1, Temp_C2;
                                             dummy and actual argument.
                                             (Recommend to this notation)
  assign Cout = Temp_C2 | Temp_C1;
  halfadder hf1 (.A(A), .B(B), .S(Temp_S), .C(Temp_C1));
  halfadder hf2 ( \underline{A}(Temp_S), \underline{B}(Cin), \underline{S}(S), \underline{C}(Temp_C2) );
endmodule
                           Dummy argument
                                                        actual argument
                            (Lower layer)
                                                        (this layer)
                            Introduction to Verilog HDL
```




Introduction to Verilog HDL


Combinational Logic Design with abstracted (behavioral) description than gate level

1-bit Adder (behavioral description)






16-bit Adder



Adder algorithm is depend on constraints in logic synthesis.



16-bit Adder with Flags

Example of getting sign, carry and zero flags.

```
wire [15:0] A, B, Y;
                                                        Concatenation
                    wire [16:0] TMP;
                                                       { ..., ...}
                             S, Z, C;
                    wire
   Adder
                    assign TMP = \{ 1'b0, A \} + \{ 1'b0, B \};
                    assign Y = TMP[15:0];
                    assign S = TMP[15];
                                                       bits select
                    assign Z = ^{\sim} | TMP[15:0];
assign C = ^{\sim} TMP[16];
                                                           a bit selects
Reduction operator (NOR)
                           TMP[0]
                           TMP[1]
                          TMP[15]
```

Constant Expression

- Binary
 - 8'b01010101
- 8-bit binary "01010101"
 - 8'b0101_0101

Use "_" for readability

- Octal
 - 6′065

6-bit binary "110101"

- Decimal
 - 4′d10

 - **10**

- 4-bit binary "1010"
- 32-bit binary "0...01010"
- Hexadecimal Value
 - 8'ha5

8-bit binary "10100101"


Radix(b, o, d, h)

Number of digits by binary

Verilog HDL


Bus Wire

- Define 4 lines, such as A[3], A[2], A[1], A[0] by "wire [3:0] A"
- 4-bit Adder is described simply by "S = A + B"




Reduction Operation (wire [3:0] A)

- AND assign Y=&A;
- NAND assign Y=~&A;
- OR assign Y=|A;
- NOR assign $Y = \sim |A|$;
- ExOR assign Y=^A;
- ExNOR assign Y=~^A;



2-to-1 Multiplexer




assign statement

```
wire Y;

assign Y = (S == 0)? A: B;

"assign" statement is used for wire type.
```

When S has unknown value, Y is assigned the value in B. It differs from simulation result and real behavior.



always statement

```
reg Y;

always @( A or B or S)
begin
case(S)
1'b0: Y <= A;
1'b1: Y <= B;
default: Y <= 1'bX;
endcase
end


Assigned variable
must be "reg" type

In sensitivity list is
enumerated all
referenced variable
at always block
```

When S has unknown value, Y is assigned unknown value 'X'. It is effective for debugging.


"assign" statement is not used for "reg" type variable

4-to-1 Multiplexer





- 3-to-8 Decoder
 - A value '1' is assigned to only one output line in corresponding input value.



3-to-8 Decoder (case and if statements)

case statement

if statement


It is effective for debugging.

```
module decoder (din. dout);
module decoder (din. dout);
                                               [2:0] din;
  input [2:0] din;
                                        input
                                                                Assigned variable
  output [7:0] dout;
                                       output [7:0] dout;
                                                                must be "reg" type
          [7:0] dout;
                                               [7:0] dout;
                                       reg
  reg
                                                                In sensitivity list is
                                                                enumerated all
                                       always @( din )
  always @( din )
                                                                referenced variable
  begin
                                       begin
                                                                at always block
    case (din)
                                         if (dout==3' b000) dout <=8' b0000_0001; else
    3'b000: dout <=8'b0000 0001;
    3' b001: dout <=8' b0000_0010;
                                         if (dout==3' b001) dout <=8' b0000 0010; else
    3' b010: dout <=8' b0000 0100;
                                         if (dout==3' b010) dout <=8' b0000 0100; else
    3' b011: dout <=8' b0000 1000;
                                         if (dout==3' b011) dout <=8' b0000 1000; else
    3' b100: dout <=8' b0001_0000;
                                         if (dout==3' b100) dout <=8' b0001 0000; else
    3' b101: dout <=8' b0010 0000;
                                         if (dout==3' b101) dout <=8' b0010 0000; else
                                         if (dout==3' b110) dout<=8' b0100_0000; else
    3' b110: dout <=8' b0100 0000;
    3' b111: dout <=8' b1000_0000;
                                         if (dout==3' b111) dout<=8' b1000_0000; else
    default:dout <=8'bXXXX XXXX;
                                                          dout <= 8' bXXXX XXXX;
    endcase
                                                   When "din" has unknown value,
                                       end
  end
           Assigned variable must be
                                                   "dout" is assigned unknown
           "reg" type in "always"
                                                   value "X".
endmodule
                                      endmodule
           block.
```

24

7-segment Decoder

7-segment decorder



7-segment Decoder

```
module seven_seg(din, dout);
 input [3:0] din;
                                  Assigned variable must be
 output [7:0] dout;
                                  "reg" type in "always" block.
        [7:0] dout;
 reg
                                In sensitivity list is enumerated
                                all referenced variable at always
 always @( din 🗡
                                block
 begin
  case (din)
   4' b0000: dout<=8' b111111100;
   4' b0001: dout<=8' b01100000;
   4' b1110: dout<=8' b10011110;
   4' b1111: dout <=8' b10001110;
   default:dout<=8'bXXXXXXXX;
  endcase
 end
endmodule
                  When "din" have unknown value,
                  "dout" is assigned unknown value "X".
```

It is effective for debugging.

Assigned variable must be "reg" type in "always" block.

26

Priority Encoder

Decimal to binary priority encoder

din[0]————————————————————————————————————	Decimal to binary priority encoder
din[7]———	·
din[8]————————————————————————————————————	

_____ en _____ dout[0] _____ dout[1] ____ dout[2] ____ dout[3]

When the one of ten inputs "din" from 0 to 9 is "1", corresponding binary value is output to the "dout".

Also a valid binary value to "dout" is output, "en" becomes "1".

Priority Encoder


You should use "casex" statement to make a prioritized circuit.

```
module priority encoder (din. dout. en);
  input
          [9:0] din;
                          Assigned variable must be
  output [3:0] dout;
                          "reg" type in "always" block.
  output
                en;
          [3:0] dout;
  reg
  reg
                en;
                         In sensitivity list is enumerated
  always @( din*)
                         all referenced variable at always
  begin
                         block
    casex (din)
    10' b?????? ????1:
                         en, dout \ <=5' b1 0000;
    10' b????? ???10:
                                      <=5' b1 0001;
                             dout }
    10' b????? ??100:
                                      <=5' b1 0010;
                              dout }
    10' b????? ?1000:
                              dout }
                                     <=5' b1_0011;
    10' b?????_10000:
                              dout }
                                      <=5' b1 0100;
    10' b????1 00000:
                                      <=5' b1 0101;
                              dout }
                         en.
    10' b???10 00000:
                                      <=5' b1 0110;
                              dout }
    10' b??100 00000:
                                      <=5' b1 0111;
                             dout }
    10' b?1000 00000:
                              dout }
                                      <=5' b1 1000;
    10' b10000 00000:
                                      <=5' b1 1001;
                              dout }
    default:
                             dout } <=5' b0_XXXX;
    endcase
  end
endmodule
```

THE OUR CHOICE TO LETTING THE

3-to-1 Multiplexer ①

Correctness 1




```
Y < = 0 when S = = 2'b11
```

```
reg Y;
always @( A or B or C or S )
begin
case(S)
2'b00: Y <= A;
2'b01: Y <= B;
2'b10: Y <= C;
default: Y <= 1'b0;
endcase
end
```


In this case, synthesized logic circuit is in the left side figure.

3-to-1 Multiplexer 2

Correctness ②








Don't care

default


```
reg Y;
always @( A or B or C or S )
begin
case(S)
2'b00: Y <= A;
2'b01: Y <= B;
default: Y <= C;
endcase
end
"Y" becomes C, when
"S=2'b1X" by default.
```

3-to-1 Multiplexer ③

Correctness ③








casex statement

```
reg Y;
always @( A or B or C or S )
begin
    casex( S )
    2'b00:    Y <= A;
    2'b01:    Y <= B;
    2'b1?:    Y <= C;
    default:    Y <= 1'bX;
    endcase
end</pre>
```

S[0] is treated as "Don't Care" by 2'b1?. Also "Y" becomes X, when "Y<=1'bX" by default.

3-to-1 Multiplexer 4




Mis-description


reg Y;
always @(A or B or C or S)
begin
case(S)
2'b00: Y <= A;
2'b01: Y <= B;
2'b10: Y <= C;

endcase
end
without default

Transparent latch is synthesized because of holding a just before value when S becomes 2'b11.



Expected circuit



Synthesized circuit from mis-description to Verilog HDL


Fallible Description (inter always assignment)

Error

```
reg Y;
always @( ... )
begin
    Y <= ...;
end

always @( ... )
begin
    Y <= ...;</pre>
```

Assign to same Y from multiple always blocks



It makes short circuit.

end

It is correct in syntax and can be simulated. However, this description is not synthesizable.

Correctness


```
wire YA, YB;
reg Y1, Y2;

always @( ... )
begin
   Y1 <= ...;
end

always @( ... )
begin
   Y2 <= ...;
end</pre>
```

- (1) Assign to differ variable (YA, YB) in always block, and select either one by assignment condition.
- (2) Inclusive OR is acceptable if no problem its behavior.

```
assign YA = (代入条件)? Y1: Y2;
assign YB = Y1 | Y2;
```






Introduction to Verilog HDL

Flip-Flop Register Counter


D-Flip Flop (1)




```
module dff (D, Q, CLK);
  input D;
  input CLK;
  output Q;
  reg tmp; // for Register
  always @( posedge CLK )
    begin
                     Positive edge,
      tmp \le D;
                     "negedge" for
    end
                     negative edge
  assign Q = tmp;
endmodule
```

"D" is assigned to "tmp" when positive edge clock, otherwise "tmp" never changes.

D-Flip Flop (2)




D-Flip Flop with Asynchronous Reset




```
module dff (D, Q, CLK, RST);
  input D, CLK, RST;
  output Q;
  reg tmp; // for Register
  always @(posedge RST or posedge CLK)
  begin
    if (RST) tmp \le 1'b0; else
               tmp \le D;
  end
                      Reset condition
  assign Q = tmp;
```

"0" is assigned to "tmp" when RST is active, else "D" assigned to "tmp" when positive edge clock, otherwise "tmp" never changes.

D-Flip Flop with Synchronous Reset






```
module dff (D, Q, CLK, RST);
  input D, CLK, RST;
  output Q;
  reg tmp; // for Register
  always @( posedge CLK )
  begin
    if (RST) tmp \le 0; else
               tmp \le D;
  end
                      When Reset
  assign Q = tmp;
endmodule
```


edge clock, otherwise "tmp" never changes. Introduction to Verilog HDL


D-Flip Flop with Write Enable




endmodule

D-Flip Flop with Write Enable








Generally, gated clock circuit is not used in synchronous circuit design, although it used aggressive low-power consumption circuit design.

8-bit Register



8-bit Register

8-bit register with asynchronous reset

```
module reg8_ar ( D, WE, RST, Q, CLK );
  input [7:0] D;
  input
              WE;
        RST;
  input
  input
        CLK;
  output [7:0] Q;
  reg [7:0] tmp;
  always @(posedge RST or posedge CLK)
  begin
    if (RST) tmp \leq 8'h00; else
    if (WE) tmp \leq D;
  end
  assign Q = tmp;
endmodule
```


8-bit register with synchronous reset

```
module reg8_sr ( D, WE, RST, Q, CLK );
  input [7:0] D;
  input
              WE;
  input RST;
  input CLK;
  output [7:0] Q;
  reg [7:0] tmp;
  always @(posedge CLK)
  begin
    if (RST) tmp \le 8'h00; else
    if( WE ) tmp<=D;</pre>
  end
  assign Q = tmp;
endmodule
```


D is held in Q when active WE and positive edge clock.

Schematic of 8-bit Register


8-bit register with asynchronous reset



Pre-settable 4-bit Binary Counter (1)



Pre-settable 4-bit Binary Counter (2)



Non-blocking and Blocking assignment

- Non-blocking assignment
 - Use "<=" sign</p>
 - Assignment don't take place immediately
 - Assignment takes place after a Δ delay
 - Δ delay: infinitesimal time for accuracy simulation
- Blocking assignment
 - Use "=" sign
 - Assignment takes place immediately w/o Δ delay
 - Following assignment can read the previous assignment.

Note that non-blocking and blocking assignments cannot be mixed in one always statement.

Ring Counter

Non-blocking assignment

```
module nonblocking (CLK, RST, Q);
              CLK, RST;
input
output [2:0] Q;
        [2:0] tmp;
reg
  always @( posedge CLK or posedge RST)
  begin
    if (RST) tmp \leq 3'b001;
    else
      begin
         tmp[1] \leftarrow tmp[0];
         tmp[2] \leftarrow tmp[1];
         tmp[0] \leftarrow tmp[2];
       end
  end
  assign Q = tmp;
endmodule
```


Blocking assignment

```
module blocking (CLK, RST, Q);
input
             CLK, RST;
       %2∶0] Q;
output
       [2:0] tmp;
reg
  always @( posedge CLK or posedge RST)
  begin
    if(RST) tmp = 3' 5001;
    else
      begin
               mp [0];
        tmp[1]
        tmp[2]
                 tmp[1];
        tmp M
               = tmp[2];
      end
  end
  as \Re gn Q = tmp;
endmodule
```

- Ring counter is correctly synthesized by non-blocking assignment.
- Assignments are taken place simultaneously at the end of always block.
- In blocking assignment, tmp[0] value is immediately assigned to tmp[1] and tmp[2]. In this result, the synthesized circuit can't behave as a ring counter.
- Non-blocking assignment is recommended in "always block" to prevent a mistaking design.
- Note the use of blocking assignment although there are effective cases.

-

Schematic of Ring Counter



BCD Adder


Non-blocking assignment

Blocking assignment

```
module bcd_addr ( A, B, S, C );
  input [3:0] A, B;
  output [3:0] S;
  output C; // Carry
  reg [4:0] tmp;
  always @(A or B)
  begin
    tmp = \{ 1'b0, A \} + \{ 1'b0, B \};
    if (tmp >= 5'b01010)
        tmp = tmp + 5'b00110;
  end
  assign S = tmp[3:0];
  assign C = tmp[4];
endmodule
```

- BCD adder is correctly synthesized by blocking assignment.
- In blocking assignment, tmp value is immediately assigned. You can see properly immediately after.
- In non-blocking assignment, not correctly behaves because assignments are taken place simultaneously at the end of always block.
- This case is only described by blocking assignment.

Block Diagram of BCD Adder




BCD adder adds 2 values of binary coded decimal number. First, A and B are added by binary adder. If the result is from 0 to 9, it is correct. However, when the result is $(A)_{16} \sim (F)_{16}$, the result has to be correction so that the result becomes to BCD value. For correction, constant 6 adds to the result. For example, the result is (A) ₁₆when A adds B, then the result of adding 6 is $(10)_{16}$ or $(10)_{10}$ of BCD.

Similarly, when the result is (F) $_{16}$, then the result of adding 6 is (15) $_{16}$ or (15) $_{10}$ of BCD.

Pipelined BCD Adder

```
module bcd_pipe_addr ( CLK, A, B, S, C );
               CLK;
  input
  input [3:0] A, B;
  output [3:0] S;
  output C; // Carry
  reg [4:0] tmp1, tmp2;
  always @( posedge CLK )
  begin
    tmp1 \le \{ 1'b0, A \} + \{ 1'b0, B \};
    if (tmp1 > = 5'b01010)
        tmp2 \le tmp1 + 5'b00110;
    else
        tmp2 <= tmp1;
  end
  assign S = tmp2[3:0];
  assign C = tmp2[4];
endmodule
```

Pipelined BCD adder is described by blocking assignment.





Introduction to Verilog HDL

Tristate Buffer and Bidirectional Input/Output

Why Need Tristate Buffer?

Should not connect typical output pins.




Right figure shows short circuit. Transistors are destroyed because of over current.




How do we describe bi-directional line or bus line?

Tristate buffer



Tristate Buffer



always statement can be described at complex output condition.

How to use the Tristate Buffer

Tristate Buffer utilized for bidirectional buffer.




The one time, only one device can output a value.

All devices can be read the value on the bus line.

```
module dev1 ( DATA );
inout [15:0] DATAI;

wire [15:0] DATAI, DATAO;
wire OE;


assign DATA = ( OE ) ? DATAO : 16' hZZZZ;
...
assign DATAI = DATA;
...
endmodule
```





Introduction to Verilog HDL

Sequential logic

Sequential Logic







Wave form

State transition diagram

Sequencer (State machine)

```
define SO 2'b00 // define states
 define S1 2'b01
 define S2 2'b10
define S3 2'b11
module sequencer (START, JP, RESET, CLK, RA, RB, TM);
  input START, JP, RESET, CLK;
  output RA, RB, TM;
                                                  START/-
  reg RA, RB, TM;
                                                           START/RA
  reg [1:0] STATE; // state variable
                                             RESET/-
                                                           JP/TM
  // state machine
                                                                    JP/RA, RB
  always @( posedge RESET or posedge CLK )
  begin
    if( RESET == 1 ) // asynchronous reset
      STATF \le SO:
    else
      case (STATE)
         SO : if( START == 1 ) STATE <= `S1; // transition start (S1 : if( JP == 1 ) STATE <= `S3; // jump
         `S1 : if( JP
               else
                                 STATE <= `SO; // become initial state
      endcase
  end
```

Sequencer (Generate control signals)

Case 1

Case 2

Operators in Verilog HDL

