# Try to Design and Implementation of a PIC16 compatible microcontroller

Skill up course


#### PIC16 Microcontroller

## PIC16F84A by Microchip

Widely used for electronics workshop.



Microcontroller:
It is one chip computer
includes of microprocessor,
memory and some
peripherals.
You can make several
controllers.



#### Sample program: Store a value into data memory

#### A constant value is stored into data memory combined with "movlw" and "movwf" instructions

movlw D'10' Store a constant 10(10) in instruction field to W register movwf H'20' Store a value of W register into address 20(16) of data memory

mnemonic operand

**Assembly Language:** 

It is a language for ease of understanding machine language.

Processor only recognizes binary value.


Program is also represented by binary value.

(Machine Language)

movlw D'10' movwf H'20'

11 0000 0000 1010 00 0000\_1010\_0000

Machine language is generated by Assembler automatically.




Constants are represented by binary.  $10_{(10)} \rightarrow 1010_{(2)}, \ 20_{(16)} \rightarrow 10000_{(2)}$ 

#### Behavior of "movlw" instruction

Instruction behavior that a constant in instruction is stored to W register.

movly constant

- 1 Instruction pointed out by program counter is stored to instruction register.
- ②Instruction is decoded. And constant in instruction is ready to be read.
- ③Store the constant to W register.




#### Behavior of "movwf" instruction

Instruction behavior that a value in W register is stored into data memory.

movwf Address

- 1 Instruction pointed out by program counter is stored to instruction register.
- 2 Instruction is decoded. And address for accessing data memory is ready.
- 3W register value is stored into data memory through the ALU




#### Sample Program: Addition

#### Add a value in data memory and W register by "addwf" instruction (Example: 10+20=30)

- movlw D'10'
- movwf H'20'
- movlw D'20'

Store a constant 10(10) in instruction field to W register Store a value of W register into address 20(16) of data memory Store a constant 20(10) in instruction field to W register addwf H'20',w Add W register and a value of data memory addressed by 20(20), and the result 20(10) is stored to W register




# 加算命令の動作例(addwf Address,w)

Instruction behavior that a value in data memory and W register value are added and the result is stored to W register.

addwf Address, w

- 1 Instruction pointed out by program counter is stored to instruction register.
- 2Instruction is decoded. And address for accessing data memory is ready.
- 34Add memory data and W register. And the result is stored to W register.



# Instruction Set of PIC16F84A (1)

Mnemonic, Operands		Description	Cycles	14-Bit Opcode				Status Affected	Notes
		•		MSb	LSb				
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	0.0	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f. d	Move f	1	0.0	1000	dfff	ffff	Z	1.2
MOVWF	f	Move W to f	1	0.0	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2

f: Data memory $\mathcal{O}$ Address

d: Data memory when d=0(f)W register when d=1(W)

x: Don't care

C: Carry flag, DC: Digit Carry flag

Z:Zero flag

: Explained instructions in previous

### Instruction Set of PIC16F84A (2)

		BIT-ORIENTED FILE REGIST	ER OPER	RATION	IS			•			
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2		
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2		
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3		
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3		
	LITERAL AND CONTROL OPERATIONS										
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z			
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z			
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk				
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD			
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk				
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z			
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk				
RETFIE	-	Return from interrupt	2	00	0000	0000	1001				
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk				
RETURN	-	Return from Subroutine	2	00	0000	0000	1000				
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD			
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z			
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z			

f: Address of Data memory

b: Bit index for bit operation

k: Constant value (literal)

x: Don't care

C: Carry flag, DC: Digit Carry flag


Z: Zero flag

TO, PD: Status for internal states of processor

: Explained instruction in previous

# Summation program from 1 to 10

$$s = \sum_{i=1}^{10} i = 1 + 2 + 3 + 4 + 5 + 6 + 7 + 8 + 9 + 10 = 55$$





## Simulation Result (1)

Simulator: MPLAB X IDE by Microchip

W=10(10)

- The first iteration after executed 123 instructions







## Simulation Result (2)

Simulator: MPLAB X IDE by Microchip

W=10(10)

The first iteration after executed 45 instructions







## Simulation Result (3)

Simulator: MPLAB X IDE by Microchip

W=9 (10)

- The second iteration after executed 345 instructions







## Simulation Result (4)

Simulator: MPLAB X IDE by Microchip

W=55(10)

- The tenth iteration after executed 456 instructions





# Differences from the original

#### Original PIC16


- 4 cycles in one stage
- Selectable external clock or internal clock
- Sleep mode (Low power consumption mode)
- Flash memory

#### Our specification

- 1 cycle in one stage
- Only external clock
- Different behavior by 1 cycle in one stage: interrupt and I/O timing
- Pseudo Sleep mode (It is repeating NOP instruction)
- No flash memory

# **Block Diagram**


- 2-stage Pipeline
  - Instruction Fetch (IF) stage
     Each stage is executed in parallel
  - Execution (E) stage
- Critical Path
  - IR→Data Memory→ALU→Data Memory
  - Operating frequency cannot be faster because of Read/Write accessing of Data Memory in one cycle.



16


#### Behavior of 2 Stage Pipeline Processor

Behavior of PIC16 compatible processor designed in our Lab. (Note that original PIC 16 has 4 cycles in a one stage)



#### **DESIGN EXAMPLE**

# ALU Design for PIC16



#### alu.v: module alu

```
Refer the skeleton code, "alu.v"
// ALU for PIC16
//
`include "alu_op.v"
module alu (CLK, CB, WE, B, FI, FO, CI, CO, DC, Z);
              CLK;// Clock
  input
  input [4:0] CB; // operation code
  input
              WE; // Write enable for W register
  input [2:0] B; // bit position
  input [7:0] FI; // left operand
  output [7:0] FO; // result data
  input CI; // Carry in
  output CO; // Carry out (ADD:Carry/SUB:Borrow)
  output DC; // Half carry
  output
         Z; // Zero
```

endmodule

# alu\_op.v : ALU operation code

```
// Control code for PIC16 ALU
                  5'b00000 // Pass W
`define
            IPSW
            ICLR 5'b00001 // Clear F and W
`define
`define
            ISUB 5'b00010 // Arithmetic Subtract
            IDEC1 5'b00011 // Decrement for DECF
`define
        IOR
`define
                   5'b00100 // Logical OR
                   5'b00101 // Logical AND
`define
            IAND
`define
                   5'b00110 // Logical exclusive OR
            IXOR
`define
                   5'b00111 // Arithmetic Add
            IADD
`define
            IPSF 5'b01000 // Pass F
`define
                   5'b01001 // Logical Complement F (NOT)
            INTF
`define
            IINC1 5'b01010 // Increment for INCF
`define
            IDEC2 5'b01011 // Decrement for DECFSZ
                   5'b01100 // Rotate Right F with carry
`define
            IRRF
                   5'b01101 // Rotate Left F with carry
`define
            IRLF
`define
                   5'b01110 // Nibble swap F
            ISWP
            IINC2 5'b01111 // Increment for INCFSZ
`define
            IBCF 5'b100?? // Bit Clear F
`define
`define
                  5'b101?? // Bit Set F
            IBSF
`define
                  5'b11??? // Bit Test F
            IBTF
```

### Instruction Set of PIC16F84A (1)

Mnemonic, Operands		Description	Cycles	14-Bit Opcode			)	Status	Notes	
				MSb			LSb	Affected	Notes	
	BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2	
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2	
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2	
CLRW	-	Clear W	1	00	0001	0xxx	XXXX	Z		
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2	
DECF	f, d	Decrement f	1	0 0	0011	dfff	ffff	Z	1,2	
DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff		1,2,3	
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2	
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111	dfff	ffff		1,2,3	
IORWF	f, d	Inclusive OR W with f	1	0 0	0100	dfff	ffff	Z	1,2	
MOVF	f, d	Move f	1	0 0	1000	dfff	ffff	Z	1,2	
MOVWF	f	Move W to f	1	00	0000	lfff	ffff			
NOP	-	No Operation	1	00	0000	0xx0	0000			
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2	
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2	
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2	
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2	
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2	

f: Data memory **O** Address

d: Data memory when d=0(f) W register when d=1(W) x: Don't care

C: Carry flag, DC: Digit Carry flag

Z:Zero flag

: ALU operation code

### Instruction Set of PIC16F84A (2)

		BIT-ORIENTED FILE RE	GISTER OPER	AT	IONS				
BCF	f, b	Bit Clear f	1	C	1 00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	C	1 01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	C	1 10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	C	1 11bb	bfff	ffff		3
		LITERAL AND CONT	ROL OPERATI	ON	S				
ADDLW	k	Add literal and W	1	1	1 111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	1	1 1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	1	0 0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	C	0 0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	1	0 1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	1	1 1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	1	1 00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	C	0 0000	0000	1001		
RETLW	k	Return with literal in W	2	1	1 01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	C	0 0000	0000	1000		
SLEEP	-	Go into standby mode	1	C	0 0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	1	1 110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	1	1 1010	kkkk	kkkk	Z	

f: Address of Data memory

b: Bit index for bit operation

k: Constant value (literal)

x: Don't care


C: Carry flag, DC: Digit Carry flag

Z:Zero flag

TO, PD: Status for internal states of processor

: ALU operation code

# ADD/SUB unit for PIC ALU



# To be continued...