


# LATCHES

- storage elements operating on signal levels, rather than transitions are **latches**
  - ↳ level-sensitive
- " " " " clock transitions are **flip-flops**
  - ↳ edge-sensitive
- all flip-flops are made of latches
- latches useful for storing binary info. & async. circuits, but not practical for sync.


## SR Latch




↳ Q remembers previous input (R or S)  
 →  $Q = 1$  if  $S = 1 \rightarrow 0$   
 →  $Q = 0$  if  $R = 1 \rightarrow 0$

## active high implementation

→ can be implemented withy NOR or NAND





## starting state




x	y	NOR
0	0	1
0	1	0
1	0	0
1	1	0

resetting state ( $R=1$ ):




removing R keeps state


Case 1:  
→ store state of S



set state




removing S:




hold state


applying S again has no effect!




Case 1:  
→ stores state of S




remains S:



applying S again has no effect!




application:



switch might generate multiple on/off signals when pressed, causing issues  
→ aka **switch bounce**  
→ what if we could hold state after first on?

S	R	Q	$\bar{Q}$	
0	0	1	0	if prev state (1,0)
		0	1	else
0	1	0	1	
1	0	1	0	
1	1	0	0	invalid


if R and S are both high



\* if both fall to zero at same time, we have **race condition**  
 → whichever one falls last will determine the output  
 → impossible to tell next state of circuit w/o enough info


active low implementation

→ can be implemented with XAND




S	R	Q	$\bar{Q}$	
0	0	1	1	invalid
0	1	1	0	
1	0	0	1	
1	1	1	0	if prev state Q=1, Q-bar=0
		0	1	otherwise


starting state



X	Y	NAND
0	0	1
0	1	1
1	0	1
1	1	0


resetting state (R=1)





removing R keeps state

We can add an enable to the SR Latch




to reset,  $S=0, R=1, E_n=1$ ,

When  $S=0, R=0, E_n=1$ , state is held.  
When  $E_n=0$ , state is held.

If  $S=1, R=1, E_n=1$ , indeterminate (race cond.)

## D Latch


We can fix indeterminate by ensuring  $S$  &  $R$  not both 1.




D is only sampled when  $E_n=1$ .

↳ Set state: Q always matches D


When  $E_n=0$ , data is stored.




SR Latch





$\bar{S}\bar{R}$  Latch



D Latch



switch grounded, will set S to 0 when pressed



releasing switch/  
pressing multiple times  
does nothing!