


ANALYSIS OF SEQUENTIAL CIRCUITS

- Analysis consists of obtaining table/diagram for the sequence of inputs, outputs, & internal states.

State equations

Consider:



Show A will be set to 0,

$$A(t+1) = A(t) \cdot x(t) + B(t) \cdot x(t) = (A+B)x$$

$$B(t+1) = A'(t) \cdot x(t)$$


↳ these are derived from combinational logic

$$y(t) = (A+B)x'$$

q.s.	input	n.s	output
A B	x	A B	y
0 0	0	0 0	0
0 0	1	0 1	0
0 1	0	0 0	1
0 1	1	1 1	0
1 0	0	0 0	1
1 0	1	1 1	0
1 1	0	0 0	1
1 1	1	1 1	0

q.s.	x=0	x=1	x=0	x=1
A B	A B	A B	y	y
0 0	0 0	0 0 0 1	0	0
0 1	0 1	0 0 1 1	1	0
1 0	1 0	0 0 1 0	1	0
1 1	1 1	0 0 1 0	1	0

or



if $x=0$, reset to 00

if $x=1$, advance to 10.

→ output 0 as long as next input is 1.

→ output 1 when next input 0 and prev state not 00.

→ this defines 0s in sequence.

Circuit diagram \leftrightarrow equations \leftrightarrow state table \leftrightarrow state diagram

We can designate the logic of each flip flop!

$$D_A = Ax + Bx$$


$$D_B = A'x$$

$$y = (A+B)x$$


This allows us to simplify the analysis w/ flip flops.

Ex.


$$b_A = A \oplus x \oplus y$$



A	x	y	A(t+1)
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1



We can also analyze with JK flip flops;



$$J_A = B \quad K_A = B \cdot x'$$

$$J_B = x' \quad K_B = A \oplus x$$

P.I.	inert	n.s.	flip flop			
			J_A	K_A	J_B	K_B
0 0	0	0 1	0	0	1	0
0 0	1	0 0	0	0	0	1
0 1	0	1 1	1	1	1	0
0 1	1	1 0	1	0	0	1
1 0	0	1 1	0	0	1	1
1 0	1	1 0	0	0	0	0
1 1	0	0 0	1	1	1	1
1 1	1	1 1	1	0	0	0

- next state determined by substituting JK flip flop values into char. eqn.

$$A(t+1) = J_A' + K'A$$

$$B(t+1) = J_B' + K'B$$

$$A(t+1) = BA' + (B' + x)A$$

$$= A'B + AB' + Ax$$


$$B(t+1) = x'B' + (A \oplus x)'B$$

$$= B'x' + ABx + A'Bx'$$

STATE REDUCTION / ASSIGNMENT

- m flip-flops $\rightarrow 2^m$ states
- reduction may or may not reduce # of flip-flops
 → if # FF reduced, may need more complex combinational logic.

Ex:



state	a	a	b	c	d	e	f	f	g	a
input	0	1	0	1	0	1	1	0	1	0
output	0	0	0	0	0	1	1	0	1	0

- to reduce states, make state table first.


P.S	n.s.		output	
	$x=0$	$x=1$	$x=0$	$x=1$
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f d	0	1
e	a	f d	0	1
f	g e	f d	0	1
g	a	f d	0	1

- when 2 states are equivalent (if # inputs \rightarrow same equivalent states)

Ex:

- e and g. we now replace g with e.
- f and d are now equivalent. Replace f w/ d.

P.S	n.s.		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	c	d	0	1
e	a	d	0	1



STATE ASSIGNMENT

- m states require n bits to represent, where $2^n \geq m$ or $n \geq \log_2 m$

3 possible ways of assigning states:

- 1) Binary
- 2) Grey code
- 3) 1-hot


state	binary	grey	one-hot
a	000	000	00001
b	001	001	00010
c	010	010	00100
d	011	011	01000
e	100	110	10000

- one hot usually leads to easier decoding logic

Design procedure

- 1) derive state diagram
- 2) reduce # states if necessary
- 3) assign binary values
- 4) obtain state table
- 5) choose flip-flops
- 6) derive flip flop input/output equations
- 7) draw the diagram

Ex: Design circuit for detecting sequence of 3+ consecutive 1s.



4 states \rightarrow 2 bits \rightarrow 2 flip-flops

State	Input		Output	
	0	1	0	1
S0	S0	S1	0	0
S1	S0	S2	0	0
S2	S0	S3	0	0
S3	S0	S3	1	1

We wanna do k-mpes, so maybe this is better:

State	input	h.s.	Output
00	S0	0	S0 00
00	S1	1	S1 01
01	S1	0	S0 00
01	S1	1	S2 10
10	S2	0	S0 00
10	S2	1	S3 11
11	S3	0	S2 00
11	S3	1	S3 11

$$\begin{array}{ll} A & B \\ \text{let } S_0 = 00 \\ S_1 = 01 \\ S_2 = 10 \\ S_3 = 11 \end{array}$$

$$A(t+1) = \sum (3, 5, 7) = A'B'C + AB'C + ABC$$

$$B(t+1) = \sum (1, 5, 7) = A'B'C + AB'C + ABC$$

$$Y = \sum (6, 7) = ABC + ABC'$$

$A \setminus BC$	00	01	11	10
0	0	0	1	0
1	0	1	1	0

$B \setminus AC$	00	01	11	10
0	0	0	1	0
1	0	1	0	0

$C \setminus AB$	00	01	11	10
0	0	0	0	0
1	0	0	1	1

$$A = AC + BC = (A+B)C$$

$$B = A'B + B'C$$

$$Y = AB$$

$$D_A = (A+B)X$$

$$D_B = AX + B'X$$

$$Y = AB$$

Using other types of flip flops other than b is complicated

→ to determine next state, we need to derive relationship b/w state table & input equation

excitation tables

$Q(t)$	$Q(t+1)$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

JK Flip Flop

$Q(t)$	$Q(t+1)$	T
0	0	0
0	1	1
1	0	1
1	1	0

T Flip Flop

<u>ex:</u>	P.S.	input	n.s.	flip flop logic → derived from excitation table.
	$A \ B$	X	$A \ B$	$J_A \ K_B \quad J_B \ K_A$

0 0	0	0 0	0 X	0 X
0 0	1	0 1	0 X	1 X
0 1	0	1 0	1 X	X 1
0 1	1	0 1	0 X	X 0
1 0	0	1 0	X 0	0 X
1 0	1	1 1	X 0	0 X
1 1	0	1 1	X 0	X 0
1 1	1	0 0	X 1	X 1