

ARITHMETIC CIRCUITS

half-adder : add two bits

X	Y	S	Cout
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

⇒

$S = X \oplus Y$
 $C_{out} = X \cdot Y$


full-adder : add multiple bits w/ carry input from previous sum

X	Y	C _{in}	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
1	1	0	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = X \oplus Y \oplus C_{in} \quad (\text{1 if odd, 0 if even})$$

$$C_{out} = X \cdot Y + C_{in}(X \oplus Y) \quad (\text{carry if } x+y+c \geq 2)$$

- ↳ if $x=1$ and $y=1$, carry = 1
- ↳ if either x or y , and C_{in} , carry = 1
- ↳ if $x \cdot y \cdot (C_{in})$, sum = $X \cdot Y$




Ripple Carry Adders


to add two n -bit numbers,

$$x = (x_{n-1}, x_{n-2}, \dots, x_1, x_0)$$

$$y = (y_{n-1}, y_{n-2}, \dots, y_1, y_0)$$



- HA = FA w/ carry 0.



Performance analysis

- after a logic gate's input change, there is a propagation delay before the output changes
- to determine max delay, we need to find longest combinational path


Assume all inputs are 0 initially for n -bit adder.

- S_{n-1} cannot compute ifc sum until S_{n-2} is computed.
- Similarly, S_1 cannot compute sum until S_0 is computed.
- In general, the i^{th} bit depends on all inputs from $i \rightarrow 0$.

\therefore The longest potential path through ripple carry adder is from y_0/x_0 to C_{n-1} for $n-1$.


Assume we only use RCA made of full adders.

Recall a full adder:



To set to C_{out}, need to propagate through 1 XOR, 1 AND, 1 OR

for ith bit, assume X and Y already set. For C_{in} bit to propagate through, need to go via 1 AND, 1 OR



So the total delay is given by

$$(1 \text{ XOR} + 1 \text{ AND} + 1 \text{ OR}) + (n-1) * (1 \text{ AND} + 1 \text{ OR})$$

if delay of all gates are the same,

$$3 + (n-1)/2 = 2n+1 \text{ gate delays.}$$

* performance \rightarrow extremely bad for large n since values need to wire down

borrowing

$$\begin{array}{r}
 & 1 & 1 \\
 & 9 & 3 & 8 & 2 & 2 \\
 - & 5 & 8 & 3 & 5 & 8 \\
 \hline
 & 3 & 5 & 3 & 9 & 4
 \end{array}$$

the 4 rows relate to subtract

half-subtractor


- produces difference bit d and borrow bit b_{out}

x	y	d	b_{out}
0	0	0	0
0	1	1	0
1	0	0	1
1	1	0	0


$$\begin{array}{r}
 0 \xrightarrow{1} 10 \quad 1 \\
 + 0 \quad 1+0 \\
 \hline
 - 0 \quad 1001 \\
 \hline
 011101
 \end{array}$$

$\xrightarrow{10-1 \text{ (borrow)}}$

$$\begin{array}{r}
 38 \\
 - 9 \\
 \hline
 29
 \end{array}$$



vs.



full subtractor

We need a circuit supporting multiple bit borrows

X	Y	b_{in}	d	b_{out}
0	0	0	0	
0	1	0	1	
1	0	0	1	
1	1	0	0	
0	0	1	1	
0	1	1	0	
1	0	1	0	
1	1	1	1	

$$\begin{array}{r} Q \\ \hline 0 \\ -0 \\ \hline 1 \end{array}$$

$$\begin{array}{r} X \\ \hline 0 \\ 0 \\ \hline 1 \end{array}$$

$$0$$

$$\begin{array}{r} 1 \\ \hline 1 \\ 1 \\ \hline 1 \end{array}$$

$$\begin{array}{r} 1 \\ \hline 1 \\ 1 \\ \hline 1 \end{array} \rightarrow 1 \text{ in } Z, C.$$

for d :

b_h	XY	00	01	11	10
0	(0)	0	1	0	1
1	(1)	1	0	1	0


$$= X \oplus Y \oplus b_{in}$$

- if total diagonal
is covered, can take
 \oplus or $\oplus k$ mps.

for b_{out} :


b_h	XY	00	01	11	10
0	(0)	0	1	0	0
1	(1)	1	0	1	0

$$= \bar{X}Y + b_h \bar{X} + b_h Y$$



Ripple Subtractor


- to subtract two n -bit numbers, $y = (y_{n-1}, y_{n-2}, \dots, y_1, y_0)$
 $x = (x_{n-1}, x_{n-2}, \dots, x_1, x_0)$




Combining addition & subtraction

- we can add 2's Complement instead.
- taking 2's complement is equivalent to inverting each bit and adding 1.
 $\underline{\text{ex: }} 0100100 \Rightarrow 1011011 \Rightarrow 1011100$

thus...




how do we do conditional addn. / subtraction?




Carry-lookahead adder (CLA)

- ripple adder \Rightarrow slow since carry needs to propagate n times.
- recall the full adder:



another way to write this circuit is

if XY , $P = x+y$ or $x \oplus y$, else $P = x \otimes y$.



X	Y	XY	$X \oplus Y$	$X Y + X \oplus Y$	$X Y + X \otimes Y$
0	0	0	0	0	0
0	1	0	1	1	1
1	0	0	1	1	1
1	1	1	0	1	1

$$XY + (X \oplus Y) \Leftrightarrow XY + (X \otimes Y)$$

$$\text{Cout} = G + P C_{in}, \text{ where } G = AB \text{ and } P = A \oplus B$$

- ↳ if G , Cout is generated immediately, w/o input from C_{in}
- ↳ if P is true, will overflow if $C_{in} = 1$. otherwise safe.

💡 We use generate/propagate model to fix this

Generate: Should a carry out be generated? (i.e. when sum > 1)

Ex. in decimal, $52 + 67$, 5 and 6 generate carry
in binary, $A+B$ generates $\Leftrightarrow A$ and B are 1.

$$\Rightarrow G(A, B) = A \cdot B$$

Propagate: if no carry is generated, should we propagate it a carry comes from the right?

Ex. in decimal, $37+62$, 3 can propagate its carry to right.

in binary, $A+B$ propagates \Leftrightarrow at least A or B is 1 ($A+B+C_{in} > 1$)

$$\Rightarrow P(A, B) = A + B = A \oplus B$$


↳ OR is simpler to implement than XOR.

for the i^{th} bit in the addition, a carry will be generated iff addition generates or $i-1^{th}$ bit carries & i^{th} bit propagates. That is

$$C_{in}^{i+1} = C_{out}^i = G_i + C_{in}^{i-1} P_i$$

Implementation

- For each bit, CLA determines if that bit pair will generate or propagate a carry.
 - Notice how none of this is reliant on C_{in}
 - this allows for pre-processing for determining carry. When C_{in} arrives, the computation is instant.



$$\begin{aligned}
 C_1 &= G_0 + P_0 C_0 && \text{substituting,} \\
 C_2 &= G_1 + P_1 C_1 &\Rightarrow C_2 = G_1 + G_0 P_0 + C_0 P_0 P_1 \\
 C_3 &= G_2 + P_2 C_2 &C_3 = G_2 + G_1 P_2 + G_0 P_1 P_2 + C_0 P_0 P_1 P_2 \\
 C_4 &= G_3 + P_3 C_3 &C_4 = G_3 + G_2 P_3 + G_1 P_2 P_3 + G_0 P_1 P_2 P_3 + C_0 P_0 P_1 P_2 P_3
 \end{aligned}$$

The 4-bit CLA can also be used in other circuits.

• Group Propagate (PG) and group generate (GG) are

$$PG = P_0 \cdot P_1 \cdot P_2 \cdot P_3$$

$$GG = G_3 + G_2 P_3 + G_1 P_2 P_3 + G_0 P_1 P_2 P_3$$

therefore, the final carry out for the group, CG, is

$$CG = GG + C_0 PG$$