ITP 30002 Operating System


Paging


OSTEP Chapters 18 and 19

Shin Hong

Paging

- allocate memory to a process as a set of small fixed-size pieces
 - divide an address space into **pages** and a physical memory space into **frames** such that the sizes of a page and a frame are the same
 - can resolve both internal and external fragementation problems (if the maintenance overhead is manageable)
- ex. 16-byte pages/frames






Paging

Page Table and Address Translation

- page table records which frame a page of a process is assigned to
 -structured as per-process page table, or inverted page table
- for translation, a virtual address is splitted it into a VPN and an offset, and then the VPN is replaced with the corresponding PFN
 - ex. a 64-byte address space in a 128-byte physical memory



Paging

Page Table Size

- page tables take a large amount of memory
 - -example
 - 4 KB page/frame in a 32-bit address space and a 4 GB memory
 - 20-bits VPN, thus 2²⁰ entries in a page table
 - 4 bytes for each entry, thus, 4 MB (=2²² bytes) for a page table
 - 400 MB for 100 processes
- a page table should be resided in a main memory since MMU cannot accommodate a full page table
 - -every memory access incurs at least one extra memory access for address translation

Paging

Per-process Page Table Entry

- PFN
- valid bit: whether or not the page is in use
- present bit: whether the page is in physical memory or on disk
- permission bits: read-only, read-write, supermode-only, etc.
- dirty bit: whether the page was modified since it was brought into memory
- reference bit: whether the page has been recently accessed
- Example of 32-bit x86


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									PF	ΞN													G	PAT	D	Α	PCD	PWT	U/S	R/W	۵

Paging

Operating System 2021-04-17

Accessing Memory with Paging

```
// Extract the VPN from the virtual address
   VPN = (VirtualAddress & VPN MASK) >> SHIFT
   // Form the address of the page-table entry (PTE)
   PTEAddr = PTBR + (VPN * sizeof(PTE))
   // Fetch the PTE
   PTE = AccessMemory (PTEAddr)
   // Check if process can access the page
   if (PTE. Valid == False)
       RaiseException (SEGMENTATION_FAULT)
   else if (CanAccess(PTE.ProtectBits) == False)
       RaiseException (PROTECTION FAULT)
   else
       // Access is OK: form physical address and fetch it
       offset
                = VirtualAddress & OFFSET_MASK
       PhysAddr = (PTE.PFN << PFN_SHIFT) | offset
       Register = AccessMemory(PhysAddr)
19
```



Paging

2021-04-17

Ex. Memory Trace

```
PageTable[39]
                                                                                              r 1224
 int array[1000];
  . . .
 for (i = 0; i < 1000; i++)
       array[i] = 0;
                                              PageTable[1]
                                                                                              - 1074 g
1024 movl $0x0, (%edi, %eax, 4)
                                               Array (VA) 40000
1028 incl %eax
1032 cmpl $0x03e8, %eax
1036 jne
            0x1024
                                               Code (VA)
                                                  1074
                                                                                                       g System
```


Memory Access

Translation-lookaside Buffer (TLB)

- A TLB is a part of MMU working as a cache of a page table
 - upon a memory access request, the computer architecture first checks the TLB to see if it has page translation information for the corresponding VPN
 - address-translation cache
- Steps for translating a virtual address with TLB
 - extract the VPN from a virtual address
 - check if the entry for the VPN is found in the TLB
 - if there exists, get the PFN from the TLB (i.e., TLB hit)
 - otherwise (i.e., TLB miss)
 - reference the page table to get the PFN
 - update the TLB with the VPN and the PFN
 - repeat from the beginning

Paging

Paging Hardware with TLB



Paging

16


a[2]

Example

```
Offset
                                                  00
                                                       04
                                                           80
                                                               12
int sum = 0;
                                          VPN = 00
for (i = 0; i < 10; i++) {
                                          VPN = 01
     sum += a[i];
                                          VPN = 02
                                          VPN = 03
                                          VPN = 04
                                          VPN = 05
   read 100
                 // a[0]
                                                         a[0]
                                                              a[1]
                                          VPN = 06
        TLB miss
                                                             a[5] | a[6]
                                                    a[3]
                                                         a[4]
                                          VPN = 07
       Update TLB
                                                    a[7]
                                                         a[8] | a[9]
                                          VPN = 08
                                          VPN = 09
                                          VPN = 10
                 // a[1]
   read 101
                                          VPN = 11
        TLB hit
                                          VPN = 12
                                          VPN = 13
   read 102
                 // a[2]
                                          VPN = 14
       TLB hit
                                          VPN = 15
                 // a[3]
   read 103
        TLB miss
        Update TLB
```

Paging

Memory Reference Pattern



11

Paging

Locality

- A TLB can save memory accesses because memory accesses of an application program tend to have temporal locality and spatial locality
 - -temporal locality: if a program accessed a memory at address x, it will likely access x again in near future.
 - -spatial locality: if a program accesses a memory at address x, it will likely access x + d in near future (where d is a small number)
- Trade off between TLB size and TLB access speed
 - -The bigger the size of a TLB is, the higher the hit ratio is
 - -The bigger the size of a TLB is, the longer the look-up time takes

Paging

Translation-lookaside Buffer (TLB)

- A TLB is a part of MMU working as a cache of a page table
 - upon a memory access request, the computer architecture first checks the TLB to see if it has page translation information for the corresponding VPN
 - address-translation cache
- Steps for translating a virtual address with TLB
 - extract the VPN from a virtual address
 - check if the entry for the VPN is found in the TLB
 - if there exists, get the PFN from the TLB (i.e., TLB hit)
 - otherwise (i.e., TLB miss)
 - reference the page table to get the PFN
 - update the TLB with the VPN and the PFN
 - repeat from the beginning

Paging

Handling TLB Miss

- Hardware-managed TLB
 - -there must be a special register to point to the page table
 - -the structure of a page table must be fixed
- Software-managed TLB
 - -the architecture raises an exception in a middle of an instruction execution if a TLB miss occurs
 - -the OS finds proper information from page tables and updates TLB
 - the architecture retries the instruction

Paging

TLB Entry

- A TLB of an architecture typically has 32, 64 or 128 entries
 - parallel search
- A TLB entry has the following attributes
 - VPN
 - PFN
 - valid bit
 - protection bit: read-only or read-write
 - dirty bit

Paging

Managing TLB at Context Switching

- The existing TLB entries must not be used after a context switching
- Approaches
 - 1. Flush all entries
 - flushing can be made by turning off the valid bit of every entry
 - a series of TLB misses will happen right after a context switch
 - 2. Have a process identifier in a TLB entry
 - address space identifier (ASID)
 - multiple processes can readily share a TLB

Paging

TLB Entry Replacement Policies

- Which entry to evict when the TLB is full and a new entry must be installed?
 - -decision should be made to minimize a TLB miss rate
 - -a typical case of the cache replacement problem
- Approaches
 - 1. evict the least-recently-used (LRU) one
 - 2. evict a random entry

Paging

Operating System 2021-04-17