## ITP 30002 Operating System

# Paging: Smaller Tables

**OSTEP Chapter 20** 

Shin Hong


## Make Page Table Smaller

- Array-based page tables take too much memory resource even though most of page entries are invalid
  - -e.g., for a 32-bit address space with 4 KB pages, a per-process page table takes 4 MB
- Approaches
  - 1. use bigger pages
  - 2. per-segment page tables
  - 3. multi-level page tables
  - 4. inverted page table

Paging: Smaller Page Tables

Operating System 2021-05-14

# Per-segment Page Table



PFN	valid	prot	present	dirty
10	1	r-x	1	0
-	0		-	-
-	0		-	-
-	0	_	-	-
23	1	rw-	1	1
-	0	_	-	-
-	0		-	-
-	0	—	-	-
-	0		-	-
-	0		-	-
-	0		-	-
-	0	—	-	-
-	0	—	-	-
-	0	_	-	-
28	1	rw-	1	1
4	1	rw-	1	1

- Based on the observation that only first few pages of each segment is used in many programs
- Have three page tables for three segments, and allocate a variablelength memory region for holding a page table
  - the base register points to the beginning of a page table, and the bounds register represents the number of allocated pages in the segment


Paging: Smaller Page Tables

## Example

3 3 1 0	2	28	=	$\overline{}$							1 5		1	1	1	9	8	<u>0</u>	0	05	04	03	0	0	0
Seg							VF	PN											Off	se	t				

- use the two bits to represent a segment identifier
  - 01 for code, 10 for the heap, 11 for the stack
- access a page table segment at a TLB miss


```
SN = (VirtualAddress & SEG_MASK) >> SN_SHIFT
VPN = (VirtualAddress & VPN_MASK) >> VPN_SHIFT
AddressOfPTE = Base[SN] + (VPN * sizeof(PTE))
```



Paging: Smaller Page Tables

## Multi-level Page Tables

- Divide a page table into page-size units
- Allocate a page to each page table piece, but do not allocate a page if the corresponding unit has no valid entry
- Have a page directory as an index of the allocated pages for a page table
- E.g.



Paging: Smaller Page Tables

### Example

- Address size of 16 KB (2<sup>14</sup>) with 64-byte pages
  - 256 VPNs
  - a page table takes 1 KB (16 pages) if a PTE takes 4 bytes
- Suppose that VPNs only 0, 1, 4, 5, 254 and 255 are used, and the rest are unused

0000 0000	code	VPN offset	p,	age Directory	Page	of PT (@P	PEN-100)	Page	of PT (@P	ENI-101)
0000 0001	code	13 12 11 10 9 8 7 6 5 4 3 2 1 0		FN valid?	PFN	valid	prot	PFN	valid	prot
0000 0010	(free)		1	00 1	10	1	r-x		0	
0000 0011	(free)	Page Directory Index Page Table Index	-	- 0 0	23	1	r-x		0	
0000 0100	heap		-	_	_	0	_		0	_
0000 0101	heap	DDEAdd: DozoDirDooo   DDIrdov * ci-cof/DDI	_\	_ 0	80	1	rw-	_	0	_
	·	PDEAddr = PageDirBase + PDIndex * sizeof(PDI	L) -	_ 0	59	1	rw-	_	0	_
0000 0110	(free)		-	<b>–</b> 0		0	_		0	
0000 0111	(free)	PTEAddr = (PDEAddr->PFN << SHIFT)	-	— 0 — 0	_	0	_	_	0	_
	all free	+ PTIndex * sizeof(PTE)	-	_ 0	_	0	_	_	0	_
	all free	TITITUEN SIZEOI(TTL)	_	<b>—</b> 0	_	0	_	_	0	
1111 1100	(froo)		-	_ 0	_	0	_	_	0	_
1111 1100	(free)		-	_ 0	_	0	_	_	0	
1111 1101	(free)		-	_ 0	_	0	_		0	
1111 1110	stack		-	_ 0	_	0	_	55 <b>4</b> 5	1	rw- rw-
1111 1111	stack		1	01 1		3		10	_	

2021-05-14

### Two-level Page Table Control Flow

```
VPN = (VirtualAddress & VPN_MASK) >> SHIFT
   (Success, TlbEntry) = TLB_Lookup(VPN)
   if (Success == True) // TLB Hit
     if (CanAccess(TlbEntry.ProtectBits) == True)
       Offset = VirtualAddress & OFFSET MASK
       PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
       Register = AccessMemory(PhysAddr)
     else
       RaiseException (PROTECTION_FAULT)
                         // TLB Miss
   else
10
     // first, get page directory entry
11
     PDIndex = (VPN & PD_MASK) >> PD_SHIFT
12
     PDEAddr = PDBR + (PDIndex * sizeof(PDE))
13
             = AccessMemory(PDEAddr)
     PDE
14
     if (PDE.Valid == False)
15
       RaiseException (SEGMENTATION_FAULT)
16
     else
17
       // PDE is valid: now fetch PTE from page table
       PTIndex = (VPN & PT_MASK) >> PT_SHIFT
19
       PTEAddr = (PDE.PFN << SHIFT) + (PTIndex * sizeof(PTE))
20
       PTE
               = AccessMemory(PTEAddr)
21
       if (PTE.Valid == False)
22
         RaiseException (SEGMENTATION_FAULT)
23
       else if (CanAccess(PTE.ProtectBits) == False)
24
         RaiseException (PROTECTION FAULT)
25
       else
26
         TLB_Insert(VPN, PTE.PFN, PTE.ProtectBits)
27
         RetryInstruction()
```

Paging: Smaller Page Tables

# Inverted Page Table

- Keep a single page table that has an entry for each frame
  - -each frame is mapped to a VPN of a process
  - -only one page table would be enough for a single system
- Searching the entry for a VPN of a process consumes much more time than array-based page tables
  - linear search, hashing, etc.

Paging: Smaller Page Tables

Operating System 2021-05-14