

Xiaoning Li

Chief Security Architect Alibaba Cloud

Ravi Sahita

Principal Engineer Intel Corporation

Agenda



- Full Virtualization Stack
- QEMU Vulnerabilities
- Intel CET
- Intel MPX and PKU
- VM Escape Case Study
- Mitigation with CET/MPX
- Other Mitigations




Full Virtualization Stack



Dom0/Host OS **Guest OS Device Driver** Hypervisor CPU (VT-x)

HVM Guest OS with Device Pass-through



HVM Guest OS Without Device Pass-through



Why Device Emulation?




- Supports more guest devices with virtual devices
 - If physical devices number are not enough limited GPU resource
 - If physical devices don't support device virtualization Not every device support SRIOV
 - If physical devices don't exist some outdated devices
- Popular usage in cloud environment to support many VMs
- QEMU can provide device emulation for KVM/XEN, but it brings new attack surface on virtualization stack



QEMU VULNERABILITIES

QEMU Vulnerabilities by 2018 Jan







CVE-2015-5165 – Information Leak



```
if (proto == ETH P IP)
   DPRINTF("+++ C+ mode has IP packet\n");
   /* not aligned */
   eth_payload_data = saved_buffer + ETH_HLEN;
   eth_payload_len = saved_size - ETH_HLEN;
   ip = (ip header*)eth payload data;
   if (IP_HEADER_VERSION(ip) ! = IP_HEADER_VERSION_4) {
      DPRINTF("+++ C+ mode packet has bad IP version %d"
        "expected %d\n", IP_HEADER_VERSION(ip),
        IP HEADER VERSION 4);
      ip = NULL;
    } else {
      hlen = IP_HEADER_LENGTH(ip);
      ip_protocol = ip- >ip_p;
      ip_data_len = be16_to_cpu(ip- > ip_len) - hlen;
 } « end if proto==ETH P IP »
C-) Alibaba Cloud
```

Worldwide Cloud Services Partne

```
struct ip header {
   uint8 t ip ver len;
                        /* version and header length */
   uint8 t ip tos;
                      /* type of service */
   uint16 t ip len;
                       /* total length */
                      /* identification */
   uint16 t ip id;
                       /* fragment offset field */
  uint16 t ip off;
  uint8 t ip ttl;
                     /* time to live */
   uint8 t ip p;
                     /* protocol */
                        /* checksum */
   uint16 t ip sum;
   uint32 t ip src, ip dst; /* source and destination address */
#define IP_HEADER_LENGTH(ip) (((ip->ip_ver_len)&0xf) << 2)
 /* ETH MTU = ip header len + tcp header len + payload */
 int tcp data len = ip data len - tcp hlen;
 int tcp chunk size = ETH MTU - hlen - tcp hlen;
```

CVE-2015-7504 – Heap Overflow




```
else if (s->looptest == PCNET_LOOPTEST_CRC | |
     ! CSR DXMTFCS(s) | | size < MIN BUF SIZE+4) {
 uint32 t fcs = \sim0;
 uint8 t *p = src;
 while (p ! = &src[size])
    CRC(fcs, *p++);
 *(uint32_t *)p = htonl(fcs);
 size += 4;
else {
 uint32_t fcs = \sim0;
 uint8_t *p = src;
 while (p ! = \&src[size-4])
    CRC(fcs, *p++);
 crc err = (*(uint32_t *)p! = htonl(fcs));
```



INTEL CET

Intel® Control-flow Enforcement Technology





Shadow Stack



Return Address 4

Return Address 4

Return Address 4

Return Address 3

Parameter

Parameter

Return Address 2

Parameter

Return Address 1

Return Address 4

Return Address 3

Return Address 2


Return Address 1



RET

Shadow Stack Control Protection Exception







Indirect Branch Tracking



IND JMP
IND CALL

Instruction1

Instruction2

Instruction...

Indirect Branch


Instruction...

RET



Indirect Branch Tracking








Indirect Branch Tracking #CP








Cross Mode Indirect Branch Tracking










INTEL MPX

Intel[®] Memory Protection Extensions







Bound Table






Figure 17-4. Bound Paging Structure and Address Translation in 64-Bit Mode



Bound Instructions



BNDMK Create a LowerBound and a UpperBound in a register.

BNDCL Check the address of a memory reference against a LowerBound.

BNDCU Check the address of a memory reference against an UpperBound in 1's compliment form.

BNDCN Check the address of a memory reference against an UpperBound not in 1's compliment

form.

BNDMOV Copy or load from memory of the LowerBound and UpperBound to a register.

BNDMOV Store to memory of the LowerBound and UpperBound from a register.

BNDLDX Load bounds using address translation.
BNDSTX Store bounds using address translation.



QEMU VM ESCAPE CASE STUDY

CVE-2015-5165 and CVE-2015-7504 Exploit



Escape From The Docker-KVM-QEMU Machine

Shengping Wang, Xu Liu Qihoo 360 Marvel Team


#HITB2016AMS D1T1 - Escape From The Docker KVM QEMU Machine - Shengping Wang and Xu Liu

| tle : VM escape - QEMU Case Study | |
|---|--|
| uthor : Mehdi Talbi & Paul Fariello | |
| ate: April 28, 2017 | |
| = = = = = QEMU Case Study]= | |
| = =[Mehdi Talbi]= | |



CVE-2015-5165 Memory Disclosure








CVE-2015-7504 Code Execution





CVE-2015-7504 Code Execution



```
struct PCNetState st {
  NICState *nic:
  NICConf conf:
  QEMUTimer *poll timer;
  int rap, isr, Inkst;
  uint32 t rdra, tdra;
  uint8_t prom[16];
  uint16 t csr[128];
  uint16 t bcr[32];
  int xmit pos;
  uint64 t timer;
  MemoryRegion mmio;
  uint8 t buffer[4096];
  gemu irg irg;
  void (*phys mem_read)(void *dma_opaque, hwaddr addr,
               uint8 t *buf, int len, int do bswap);
  void (*phys_mem_write)(void *dma_opaque, hwaddr addr,
               uint8 t *buf, int len, int do bswap);
  void *dma opaque;
  int tx busy;
  int looptest;
} « end PCNetState st »;
```

```
struct IRQState {
        Object parent obj;
        qemu_irq_handler handler;
       void *opaque;
       int n:
void gemu set irg(gemu irg irg, int level)
   if (! irq)
      return;
  irq- > handler(irq- > opaque, irq- > n, level);
```

CVE-2015-7504 Code Execution



```
void qemu_set_irq(qemu_irq irq, int level)
{
   if (! irq)
      return;

irq->handler(irq->opaque, irq->n, level);
}
```

CVE-2015-7504 Exploit in HITB



```
void qemu_set_irq(qemu_irq irq, int level)
{
   if (! irq)
      return;

   irq->handler(irq->opaque, irq->n, level);
}
```

xchg rax,rsp; ret

CVE-2015-7504 Exploit in Phrack



```
void qemu_set_irq(qemu_irq irq, int level)
{
   if (! irq)
      return;

irq->handler(irq->opaque, irq->n, level);
}
```

qemu_set_irq Mprotect

shellcode



MITIGATION WITH CET/MPX

CVE-2015-5165 – Out of Bound Access Defense with MPX



```
for (tcp send offset = 0; tcp send offset < tcp data len; tcp send offset += tcp chunk size)
  uint16 t chunk size = tcp chunk size;
  /* check if this is the last frame */
  if (tcp send offset + tcp chunk size > = tcp data len)
    is last frame = 1;
    chunk size = tcp data len - tcp send offset;
  DPRINTF("+++ C+ mode TSO TCP segno %08x\n".
    be32 to cpu(p tcp hdr->th seq));
  /* add 4 TCP pseudoheader fields */
  /* copy IP source and destination fields */
  memcpy(data to checksum, saved ip header + 12, 8);
  DPRINTF("+++ C+ mode TSO calculating TCP checksum for "
     "packet with %d bytes data\n", tcp hlen +
    chunk size);
  if (tcp send offset)
    memcpy((uint8_t*)p_tcp_hdr + tcp_hlen, (uint8_t*)p_tcp_hdr + tcp_hlen + tcp_send_offset, chunk_size);
```

Enable MPX on packet memory access



CVE-2015-7504 – Out of Bound Read Defense with MPX

```
MATTERS #RSAC
```

```
while (p ! = &src[size])
    CRC(fcs, *p++);
*(uint32_t *)p = htonl(fcs);
```

```
struct PCNetState_st {
    NICState *nic;
    NICConf conf;
    QEMUTimer *poll_timer;
    int rap, isr, lnkst;
    uint32_t rdra, tdra;
    uint8_t prom[16];
    uint16_t csr[128];
    uint16_t bcr[32];
    int xmit_pos;
    uint64_t timer;
    MemoryRegion mmio;
    uint8_t buffer[4096];
    qemu_irq irq;
```

Enable MPX on buffer[4096] memory access

CVE-2015-7504 Exploit Defense with CET



```
void qemu_set_irq(qemu_irq irq, int level)
{
   if (! irq)
      return;

irq->handler(irq->opaque, irq->n, level);
```

xchg rax,rsp; ret

Shadow Stack can stop "xchg rax,rsp;ret"

CVE-2015-7504 Exploit Defense with CET



```
void qemu_set_irq(qemu_irq irq, int level)
{
   if (! irq)
      return;

irq->handler(irq->opaque, irq->n, level);
}
```

qemu_set_irq Mprotect

shellcode

Indirect Branch Tracking can stop irq->handler calling qemu_set_irq without valid tag



OTHER MITIGATIONS

Other Mitigation - PKU



| 62:59 | Protection key; if CR4.PKE = 1, determines the protection key of the page (see Section 4.6.2); ignored otherwise |
|-------|---|
| | 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit Position W A W A W A W A W A W A W A W A W A W |

Figure 2-9. Protection Key Rights Register for User Pages (PKRU)

RDPKRU—Read Protection Key Rights for User Pages

| Opcode* | Instruction | En | 64/32bit Mode Support | CPUID Feature Flag |
|-------------|-------------|----|-----------------------------|--------------------------|
| NP 0F 01 EE | RDPKRU | ZO | V/V | OSPKE |


WRPKRU—Write Data to User Page Key Register

| Opcode* | Instruction | Op/ En | 64/32bit Mode Support | CPUID Feature Flag |
|-------------|-------------|-----------|-----------------------------|--------------------------|
| NP 0F 01 EF | WRPKRU | ZO | V/V | OSPKE |



Other Mitigation - PMI







Summary



- VM escape is practical and impacts cloud foundation security
- Intel CET/MPX can enhance mitigation on ROP/JOP/COP and buffer overflow, specifically on cloud virtualization stack

Call For Actions



 Apply new CPU mechanisms such as CET/MPX/PMU/PKU on exploit defense



THANK YOU! QUESTIONS?

XIAONING.LI@ALIBABA-INC.COM