

control_unit:1

or2

I1

I0

O

ALUSrc1

o

ALUOp(1:0)

ALUSrc

MemRead

and3b2

I2

I1

I0

O

MemToReg<2>1

MemToReg

and3b2

I2

I1

I0

O

MemWrite<2>1

MemWrite

and3b3

I2

I1

I0

O

RegDst<2>1

RegDst

or2

I1

I0

O

RegWrite1

RegWrite

control_unit

op(2:0)