

J. L. Pimentel, Tecnólogo Mecatrónica

Instituto Tecnológico de Las Américas,

La Caleta, Santo Domingo,

202010312@itla.edu.do

III.A) Escenario 1

Resumen—analisis de la corriente y el voltaje a traves de un transistor de efecto de campo y su variacion en distintos escenarios.

I. Introducción

Siguiendo los mandatos presentados podemos analizar el comportamiento de los JFET y MOSFET en diferentes escenarios, a parte de mosrarnos como se utilizar los diferentes tipos de estos y carculos adjuntos a estos.

II. Marco Teorico

Los Transistores FET son dispositivos semiconductores capaces de controlar la corriente entre sus terminales Drain y Source exclusivamente con la tension aplicada de manera estrategica en el Gate.

Estos funcionan mediate el concepto de campo electromagnetico, generado por un capacitor integrado en ellos.

Estos se clasifican en canal P y canal N la diferencia radica en la polarizacion en la Gate necesaria para su funcionamiento.

III. Escenarios

Mediciones de los escenarios propuestos en la practica.




Fig 1.0 Primer escenario

VDD	3V	4V	5V	7V	9V	12V
IDSS	2.1m A		2.83 mA		_	2.94 mA

Tabla 1




Fig 1.1




Fig1.2





Fig1.3



2.862 mA

A V Q d8

+ Set...

Multimeter-XMM1

V Ω dB

 \sim =

Fig 1.4




Fig 1.5




Fig 1.6

III.B) Escenario 2

VGS

+5

-5




Fig 2.0

Tabla 2

IGS 4.61mA 2.04nA




Fig 2.1





Fig2.2



VDD 3V 4V 5V 7V 9V 12V 15V 18V IDSS 1.07nA 977pA 1.07nA 1.07nA 1.24nA 1.07nA 1.24nA 1.42nA




Figura 3.1.




Figura 3.2.




Figura 3.3.




Figura 3.4.




Figura 3.5.




Figura 3.6.




Figura 3.7.





Figura 3.8.



VDD	3V	4V	5V	7V	9V	12V	15V	18V
IDSS	3 uA	4 uA	5 uA	7 uA	9.01 uA	12uA	15uA	18uA




Figura 4.1.




Figura 4.2.




Figura 4.3.




Figura 4.4.




Figura 4.5.




Figura 4.6.





Figura 4.7.




III.E) Ejercicio 1


7.6 Problems:

(1) Selection:

() 1. Which one is the symbol of n-channel JFET:



() 2. Which one is the symbol of n-channel enhancement-type MOSFET:




() 3. The names for three terminals of FET are:

- () 4. For ldss, which one is wrong among the following explanations:
 - 1. The cutoff current of D, S.
 - 2. The cutoff current while Vgs = 0.
 - The saturation current between D and S.
- () 5. For Vp, which one is wrong among the following explanations:
 - 1. The pinch-off voltage.
 - 2. The reverse bias (Vgs) required for G to cut off FET.
 - 3. The voltage required for D to turn on FET.

IV. Aplicacion

Circuito Latched o resecivo es un switch electronico el cual controla grandes cargas a travez de un Mosfet de canal p en este caso.



V. Conclusion

Los transistores FET gracias a sus caracteristicas unicas nos permiten utilizarlo como interface para controlar grandes cargas con circuitos de muy baja potencia. La corriente que debe proporcionarse al FET es despreciable por lo cual podemos concluir que es un circuito controlado unicamente por voltaje.