Design of a General Purpose Microprocessor

(Schematic and layout diagrams of main units -Perl)

University of Southern California

Aakash Barbhaya


Abhishanga Upadhyay

Amruta Gadre


Kathan Shah

Malvika Goda Krishna


Schematic of design




SRAM input mux




1kb SRAM with registers




SRAM output mux




<u>ALU</u>




Layout of design



SRAM







Execution units (ALU)


Adder







Divider (not integrated into design/separate module)









XOR dynamic




AND dynamic




OR dynamic



Clock gating for power minimization



Vector file generated by perl (Snapshot)



Perl program snippet (Snapshot)

